VR4102 datasheet(107/701 Pages) NEC

107 / 701 page

CHAPTER 4 VR4102 PIPELINE

107

(5) Load Word instruction (LW rt, offset (base))

IF stage

Same as the IF stage for the ADD instruction.

RF stage

Same as the RF stage for the ADD instruction. Note that the base field is in the same position as

the rs field.

EX stage

Refer to the EX stage for the ADD instruction.

For LW, the inputs to the ALU come from

GPR[base] through the bypass multiplexer and from the sign-extended offset field. The result of

the ALU operation that is latched into the ALU output latch in

)1 represents the effective virtual

address of the operand (DVA).

DC stage

The cache tag field is compared with the Page Frame Number (PFN) field of the TLB entry. After

passing through the load aligner, aligned data is placed in the DC output latch during

)2.

WB stage

During

)1, the cache read data is written into the register file addressed by the rt field.

Figure 4-9. LW Instruction Pipeline Activities

IF1

Cycle

Phase

PCycle

PClock

IF2

RF1

RF2

EX1

EX2

DC1

DC2

WB1

WB2

ITLB

IDC

ITC

ICA

IDEC

DVA

DCA

DLA

DTLB

DTC

VR4102 Scheda tecnica(PDF) 107 Page - NEC

VR4102 Scheda tecnica(HTML) 107 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL