TMS320F28375DPZP datasheet(76/226 Pages) TI

76 / 226 page

8.9.6.3 Sampling Window Width for Input Signals

The following section summarizes the sampling window width for input signals for various input qualifier

configurations.

Sampling frequency denotes how often a signal is sampled with respect to SYSCLK.

Sampling frequency = SYSCLK/(2

QUALPRD), if QUALPRD

(1)

Sampling frequency = SYSCLK, if QUALPRD

(2)

Sampling period = SYSCLK cycle

QUALPRD, if QUALPRD

(3)

In Equation 1, Equation 2, and Equation 3, SYSCLK cycle indicates the time period of SYSCLK.

Sampling period = SYSCLK cycle, if QUALPRD = 0

In a given sampling window, either 3 or 6 samples of the input signal are taken to determine the validity of the

signal. This is determined by the value written to GPxQSELn register.

Case 1:

Qualification using 3 samples

Sampling window width = (SYSCLK cycle × 2 × QUALPRD) × 2, if QUALPRD ≠ 0

Sampling window width = (SYSCLK cycle) × 2, if QUALPRD = 0

Case 2:

Qualification using 6 samples

Sampling window width = (SYSCLK cycle × 2 × QUALPRD) × 5, if QUALPRD ≠ 0

Sampling window width = (SYSCLK cycle) × 5, if QUALPRD = 0

Figure 8-14 shows the general-purpose input timing.

GPIOxn

SYSCLK

w(GPI)

Figure 8-14. General-Purpose Input Timing

TMS320F28379D, TMS320F28379D-Q1, TMS320F28378D, TMS320F28377D

TMS320F28377D-Q1, TMS320F28376D, TMS320F28375D, TMS320F28374D

SPRS880O – DECEMBER 2013 – REVISED FEBRUARY 2021

www.ti.com

Submit Document Feedback

Product Folder Links: TMS320F28379D TMS320F28379D-Q1 TMS320F28378D TMS320F28377D

TMS320F28377D-Q1 TMS320F28376D TMS320F28375D TMS320F28374D

TMS320F28375DPZP Scheda tecnica(PDF) 76 Page - Texas Instruments