TMS320F28375DPZP datasheet(87/226 Pages) TI

87 / 226 page

8.9.9 External Memory Interface (EMIF)

The EMIF provides a means of connecting the CPU to various external storage devices like asynchronous

memories (SRAM, NOR flash) or synchronous memory (SDRAM).

8.9.9.1 Asynchronous Memory Support

The EMIF supports asynchronous memories:

• SRAMs

• NOR Flash memories

There is an external wait input that allows slower asynchronous memories to extend the memory access. The

EMIF module supports up to three chip selects ( EMIF_CS[4:2]). Each chip select has the following individually

programmable attributes:

• Data bus width

• Read cycle timings: setup, hold, strobe

• Write cycle timings: setup, hold, strobe

• Bus turnaround time

• Extended wait option with programmable time-out

• Select strobe option

8.9.9.2 Synchronous DRAM Support

The EMIF memory controller is compliant with the JESD21-C SDR SDRAMs that use a 32-bit or 16-bit data bus.

The EMIF has a single SDRAM chip select ( EMIF_CS[0]).

The address space of the EMIF, for the synchronous memory (SDRAM), lies beyond the 22-bit range of the

program address bus and can only be accessed through the data bus, which places a restriction on the C

compiler being able to work effectively on data in this space. Therefore, when using SDRAM, the user is advised

to copy data (using the DMA) from external memory to RAM before working on it. See the examples in

C2000Ware (C2000Ware for C2000 MCUs ) and the TMS320F2837xD Dual-Core Microcontrollers Technical

Reference Manual .

SDRAM configurations supported are:

• One-bank, two-bank, and four-bank SDRAM devices

• Devices with 8-, 9-, 10-, and 11-column addresses

• CAS latency of two or three clock cycles

• 16-bit/32-bit data bus width

• 3.3-V LVCMOS interface

Additionally, the EMIF supports placing the SDRAM in self-refresh and power-down modes. Self-refresh mode

allows the SDRAM to be put in a low-power state while still retaining memory contents because the SDRAM will

continue to refresh itself even without clocks from the microcontroller. Power-down mode achieves even lower

power, except the microcontroller must periodically wake up and issue refreshes if data retention is required. The

EMIF module does not support mobile SDRAM devices.

On this device, the EMIF does not support burst access for SDRAM configurations. This means every access to

an external SDRAM device will have CAS latency.

www.ti.com

TMS320F28379D, TMS320F28379D-Q1, TMS320F28378D, TMS320F28377D

TMS320F28377D-Q1, TMS320F28376D, TMS320F28375D, TMS320F28374D

SPRS880O – DECEMBER 2013 – REVISED FEBRUARY 2021

Submit Document Feedback

Product Folder Links: TMS320F28379D TMS320F28379D-Q1 TMS320F28378D TMS320F28377D

TMS320F28377D-Q1 TMS320F28376D TMS320F28375D TMS320F28374D

TMS320F28375DPZP Scheda tecnica(PDF) 87 Page - Texas Instruments

TMS320F28375DPZP Scheda tecnica(HTML) 87 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL