PIMXRT406LCAE4A datasheet(67/71 Pages) NXP

67 / 71 page

Revision history

i.MX RT1015 Crossover Processors Data Sheet for Industrial Products, Rev. 2, 03/2021

NXP Semiconductors

Revision history

Table 60 provides a revision history for this data sheet.

Table 60. i.MX RT1015 data sheet document revision history

Rev. Number

Date

Substantive Change(s)

Rev. 2

03/2021

• Updated the M7 Core and external memory descriptions in the Section 1.1, Features

• Updated the Figure 1, "Part number nomenclature—i.MX RT10XX family"

• Updated the frequency of RTC OSC and baud rates of LPUART in the Table 2, i.MX

RT1015 modules list

• Updated the descriptions about TEST_MODE in the Table 3, Special signal

considerations

• Added system and bus frequencies in the Table 9, Operating ranges; updated the junction

temperature descriptions in the Table 9, Operating ranges

• Updated the test conditions and max current of DCDC_IN in the Table 11, Maximum

supply currents

• Added a note in the Section 4.2.1.1, Power-up sequence

• Updated the value of reference clock in the Table 16, Ethernet PLL’s electrical parameters

• Added the high-level and low-level output current in the Table 20, Single voltage GPIO DC

parameters

• Added a footnote for GPIO_EMC_04 in the Table 59, 14 x 14 mm functional contact

assignments

Rev. 1

04/2019

• Updated the SNVS descriptions in the Table 2, i.MX RT1015 modules list

• Updated the Section 4.8.1, LPSPI timing parameters

Rev. 0.1

03/2019

• Added audio information and updated the frequency in the Section 1, i.MX RT1015

introduction

• Updated FlexPWMs, core frequency, Quadrature Encoder/Decoder in the Section 1.1,

Features

• Updated the Table 1, Ordering information

• Updated keypad and GP timer numbers in the Figure 2, "i.MX RT1015 system block

diagram"

• Changed keypad to 4 x 4 in the Table 2, i.MX RT1015 modules list

• Removed the USB OTG2 from the Table 2, i.MX RT1015 modules list, Table 7, Absolute

maximum ratings, and Section 4.2.1.1, Power-up sequence

• Updated on-chip termination information for the JTAG_TCK and JTAG_MOD in the

Table 4, JTAG controller interface summary

• Updated descriptions in the Section 4.2.2.2.3, LDO_USB

• Changed the 528 MHz PLL to System PLL in the Table 15, System PLL’s electrical

parameters

• Changed the 480 MHz PLL to USB PLL in the Table 17, USB PLL’s electrical parameters

Rev. 0

01/2019

• Initial version

PIMXRT406LCAE4A Scheda tecnica(PDF) 67 Page - NXP Semiconductors

PIMXRT406LCAE4A Scheda tecnica(HTML) 67 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Scheda tecnica Scarica

Link URL