DS31256_V01 datasheet(20/183 Pages) MAXIM

20 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

20 of 183

information about the device through these signals. Only the 16-bit bus width is allowed (i.e., byte addressing is

not available).

Signal Name:

LA0 to LA19

Signal Description:

Local Bus Nonmultiplexed Address Bus

Signal Type:

Input/Output (tri-state capable)

In the PCI bridge mode (LMS = 0), these signals are outputs that are asserted on the rising edge of LCLK to

indicate which address to be written to or read from. These signals are tri-stated when the local bus is not currently

involved in a bus transaction and driven when a bus transaction is active. In configuration mode

(LMS = 1), these signals are inputs and only the bottom 16 (LA[15:0]) are active. The upper four (LA[19:16]) are

ignored and should be connected low.

Signal Name:

LWR (LR/W)

Signal Description:

Local Bus Write Enable (Local Bus Read/Write Select)

Signal Type:

Input/Output (tri-state capable)

In the PCI bridge mode (LMS = 0), this output signal is asserted on the rising edge of LCLK. In Intel mode

(LIM = 0), it is asserted when data is to be written to the local bus. In Motorola mode (LIM = 1), this signal

determines whether a read or write is to occur. If bus arbitration is enabled through the LARBE control bit in the

LBBMC register, this signal is tri-stated when the local bus is not currently involved in a bus transaction and

driven when a bus transaction is active. When bus arbitration is disabled, this signal is always driven. In Intel

mode (LIM = 0), it determines when data is to be written to the device. In Motorola mode (LIM = 1), this signal

determines whether a read or write is to occur.

Signal Name:

LRD (LDS)

Signal Description:

Local Bus Read Enable (Local Bus Data Strobe)

Signal Type:

Input/Output (tri-state capable)

In the PCI bridge mode (LMS = 0), this active-low output signal is asserted on the rising edge of LCLK. In Intel

mode (LIM = 0), it is asserted when data is to be read from the local bus. In Motorola mode (LIM = 1), the rising

edge is used to write data into the slave device. If bus arbitration is enabled through the LARBE control bit in the

LBBMC register, this signal is tri-stated when the local bus is not currently involved in a bus transaction and

driven when a bus transaction is active. When bus arbitration is disabled, this signal is always driven. In Intel

mode (LIM = 0), it determines when data is to be read from the device. In Motorola mode (LIM = 1), the rising

edge writes data into the device.

Signal Name:

LINT

Signal Description:

Local Bus Interrupt

Signal Type:

Input/Output (open drain)

In the PCI bridge mode (LMS = 0), this active-low signal is an input that is sampled on the rising edge of LCLK.

If asserted and unmasked, this signal causes an interrupt at the PCI bus through the

PINTA signal. If not used in

PCI bridge mode, this signal should be connected high. In configuration mode (LMS = 1), this signal is an open-

drain output that is forced low if one or more unmasked interrupt sources within the device is active. The signal

remains low until either the interrupt is serviced or masked.

Signal Name:

LRDY

Signal Description:

Local Bus PCI Bridge Ready (PCI Bridge Mode Only)

Signal Type:

Input

This active-low signal is sampled on the rising edge of LCLK to determine when a bus transaction is complete.

This signal is only examined when a bus transaction is taking place. This signal is ignored when the local bus is in

configuration mode (LMS = 1) and should be connected high.

DS31256 Scheda tecnica(PDF) 20 Page - Maxim Integrated Products

DS31256 Scheda tecnica(HTML) 20 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL