MPC8343ECVRADDB datasheet(49/80 Pages) NXP

49 / 80 page

MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 11

Freescale Semiconductor

Package and Pin Listings

Figure 34 and Figure 35 represent the AC timings from Table 50. Note that although the specifications

generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge

is the active edge.

Figure 34 shows the SPI timings in slave mode (external clock).

Figure 34. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 35 shows the SPI timings in master mode (internal clock).

Figure 35. SPI AC Timing in Master Mode (Internal Clock) Diagram

18 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8343EA is available

in a plastic ball grid array (PBGA). See Section 18.1, “Package Parameters for the MPC8343EA PBGA,”

and Section 18.2, “Mechanical Dimensions for the MPC8343EA PBGA.”

18.1

Package Parameters for the MPC8343EA PBGA

The package parameters are as provided in the following list. The package type is 29 mm

× 29 mm,

620 plastic ball grid array (PBGA).

Package outline

29 mm

× 29 mm

Interconnects

620

Pitch

1.00 mm

Module height (maximum)

2.46 mm

SPICLK (Input)

tNEIXKH

tNEIVKH

tNEKHOX

Input Signals:

SPIMOSI

(See Note)

Output Signals:

SPIMISO

(See Note)

Note: The clock edge is selectable on SPI.

SPICLK (Output)

tNIIXKH

tNIKHOX

Input Signals:

SPIMISO

(See Note)

Output Signals:

SPIMOSI

(See Note)

Note: The clock edge is selectable on SPI.

tNIIVKH

MPC8343ECVRADDB Scheda tecnica(PDF) 49 Page - NXP Semiconductors

MPC8343ECVRADDB Scheda tecnica(HTML) 49 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Scheda tecnica Scarica

Link URL