STM8AF6213 datasheet(13/112 Pages) STMICROELECTRONICS

13 / 112 page

DS9884 Rev 9

13/112

STM8AF6213/13A/23/23A/26

Product overview

108

4.2

Single wire interface module (SWIM) and debug module (DM)

The single wire interface module together with an integrated debug module permit non-

intrusive, real-time in-circuit debugging and fast memory programming.

4.2.1

SWIM

Single wire interface module for direct access to the debug mode and memory

programming. The interface can be activated in all device operation modes.The maximum

data transmission speed is 145 byte/ms.

4.2.2

Debug module

The non-intrusive debugging module features a performance close to a full-featured

emulator. Besides memory and peripheral operation, CPU operation can also be monitored

in real-time by means of shadow registers.

•

R/W to RAM and peripheral registers in real-time

•

R/W access to all resources by stalling the CPU

•

Breakpoints on all program-memory instructions (software breakpoints)

•

Two advanced breakpoints, 23 predefined breakpoint configurations

4.3

Interrupt controller

•

Nested interrupts with three software priority levels

•

32 interrupt vectors with hardware priority

•

Up to 28 external interrupts on 7 vectors including TLI

•

Trap and reset interrupts

4.4

Flash program and data EEPROM memory

•

Up to 8 Kbytes of Flash program single voltage Flash memory

•

640 byte true data EEPROM

•

User option byte area

4.4.1

Write protection (WP)

Write protection of Flash program memory and data EEPROM is provided to avoid

unintentional overwriting of memory that could result from a user software malfunction.

There are two levels of write protection. The first level is known as MASS (memory access

security system). MASS is always enabled and protects the main Flash program memory,

data EEPROM and option byte.

To perform in-application programming (IAP), this write protection can be removed by

writing a MASS key sequence in a control register. This allows the application to write to

data EEPROM, modify the contents of main program memory or the device option byte.

A second level of write protection, can be enabled to further protect a specific area of

memory known as UBC (user boot code). Refer to the figure below.

STM8AF6213 Scheda tecnica(PDF) 13 Page - STMicroelectronics

STM8AF6213 Scheda tecnica(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL