Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9914/PCBZ Scheda tecnica(PDF) 21 Page - Analog Devices

Il numero della parte AD9914/PCBZ
Spiegazioni elettronici  3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9914/PCBZ Scheda tecnica(HTML) 21 Page - Analog Devices

Back Button AD9914/PCBZ Datasheet HTML 17Page - Analog Devices AD9914/PCBZ Datasheet HTML 18Page - Analog Devices AD9914/PCBZ Datasheet HTML 19Page - Analog Devices AD9914/PCBZ Datasheet HTML 20Page - Analog Devices AD9914/PCBZ Datasheet HTML 21Page - Analog Devices AD9914/PCBZ Datasheet HTML 22Page - Analog Devices AD9914/PCBZ Datasheet HTML 23Page - Analog Devices AD9914/PCBZ Datasheet HTML 24Page - Analog Devices AD9914/PCBZ Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 48 page
background image
Data Sheet
AD9914
FUNCTIONAL BLOCK DETAIL
analog.com
Rev. G | 21 of 48
12-BIT DAC OUTPUT
The AD9914 incorporates an integrated 12-bit, current output DAC.
The output current is delivered as a balanced signal using two
outputs. The use of balanced outputs reduces the potential amount
of common-mode noise present at the DAC output, offering the
advantage of an increased signal-to-noise ratio. An external resistor
(RSET) connected between the DAC_RSET pin and AGND estab-
lishes the reference current. The recommended value of RSET is 3.3
kΩ.
Attention must be paid to the load termination to keep the output
voltage within the specified compliance range; voltages developed
beyond this range cause excessive distortion and can damage the
DAC output circuitry.
DAC CALIBRATION OUTPUT
The DAC CAL enable bit in the CFR4 control register (0x03[24])
must be manually set and then cleared after each power-up and
every time the REF CLK or internal system clock is changed. This
initiates an internal calibration routine to optimize the setup and
hold times for internal DAC timing. Failure to calibrate may degrade
performance and even result in loss of functionality. The length of
time to calibrate the DAC clock is calculated from the following
equation:
tCAL=469,632fS
RECONSTRUCTION FILTER
The DAC output signal appears as a sinusoid sampled at fS. The
frequency of the sinusoid is determined by the frequency tuning
word (FTW) that appears at the input to the DDS. The DAC output
is typically passed through an external reconstruction filter that
serves to remove the artifacts of the sampling process and other
spurs outside the filter bandwidth.
Because the DAC constitutes a sampled system, the output must
be filtered so that the analog waveform accurately represents the
digital samples supplied to the DAC input. The unfiltered DAC
output contains the desired baseband signal, which extends from
dc to the Nyquist frequency (fS/2). It also contains images of the
baseband signal that theoretically extend to infinity. Notice that the
odd numbered images (shown in Figure 32) are mirror images of
the baseband signal. Furthermore, the entire DAC output spectrum
is affected by a sin(x)/x response, which is caused by the sample-
and-hold nature of the DAC output signal.
For applications using the fundamental frequency of the DAC out-
put, the response of the reconstruction filter must preserve the
baseband signal (Image 0), while completely rejecting all other
images. However, a practical filter implementation typically exhibits
a relatively flat pass band that covers the desired output frequency
followed by a transition band where the response rolls off as steeply
as possible, and then a stop band that maintains significant (though
not complete) rejection of the remaining images. Depending on how
close unwanted spurs are to the desired signal, a third-, fifth-, or
seventh-order elliptic low-pass filter is common.
Some applications operate from an image above the Nyquist fre-
quency, and those applications use a band-pass filter instead of
a low-pass filter. The design of the reconstruction filter has a
significant impact on the overall signal performance. Therefore,
good filter design and implementation techniques are important for
obtaining the best possible jitter results.
Figure 32. DAC Spectrum vs. Reconstruction Filter Response



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com