Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

4571 Scheda tecnica(PDF) 21 Page - Renesas Technology Corp

Il numero della parte 4571
Spiegazioni elettronici  SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4571 Scheda tecnica(HTML) 21 Page - Renesas Technology Corp

Back Button 4571 Datasheet HTML 17Page - Renesas Technology Corp 4571 Datasheet HTML 18Page - Renesas Technology Corp 4571 Datasheet HTML 19Page - Renesas Technology Corp 4571 Datasheet HTML 20Page - Renesas Technology Corp 4571 Datasheet HTML 21Page - Renesas Technology Corp 4571 Datasheet HTML 22Page - Renesas Technology Corp 4571 Datasheet HTML 23Page - Renesas Technology Corp 4571 Datasheet HTML 24Page - Renesas Technology Corp 4571 Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 126 page
background image
Rev.1.02
May 25, 2007
Page 21 of 124
REJ03B0179-0102
4571 Group
EXTERNAL INTERRUPTS
The 4571 Group has the external 0 interrupt and external 1
interrupt. An external interrupt request occurs when a valid
waveform is input to an interrupt input pin (edge detection).
The external interrupt can be controlled with the interrupt control
registers I1 and I2.
Fig 23. External interrupt circuit structure
Table 14 External interrupt activated conditions
Name
Input pin
Activated condition
Valid waveform
selection bit
External 0 interrupt
P20/INT0
When the next waveform is input to P20/INT0 pin
• Falling waveform (
H
L)
• Rising waveform (
L
H)
• Both rising and falling waveforms
I11
I12
External 1 interrupt
P21/INT1
When the next waveform is input to P21/INT1 pin
• Falling waveform (
H
L)
• Rising waveform (
L
H)
• Both rising and falling waveforms
I21
I22
Key-on wakeup input
SNZI0 instruction
(Note 1)
L11
0
1
Edge detection circuit
Level detection circuit
P20/INT0
I13
I12
Falling
0
1
Rising
L10
I11
0
1
One-sided edge
detection circuit
Both edges
detection circuit
Skip
EXF0
External 0
interrupt
Timer 1 count start
synchronization
circuit input
(Note 2)
(Note 3)
Note 1:
This symbol represents a parasitic diode on the port.
2: When
IX2= 0(X=0 or 1) is 0, “L” level is detected.
When IX2 is 1, “H” level is detected.
3: When IX2 is 0, falling edge is detected.
When IX2 is 1, rising edge is detected.
(Note 1)
Key-on wakeup input
SNZI1 instruction
(Note 1)
L13
0
1
Edge detection circuit
Level detection circuit
P21/INT1
I23
I22
Falling
0
1
Rising
L12
I21
0
1
One-sided edge
detection circuit
Both edges
detection circuit
Skip
EXF1
External 1
interrupt
(Note 2)
(Note 3)
(Note 1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com