TMP93CS32F datasheet(21/180 Pages) TOSHIBA

21 / 180 page

TMP93CS32

2004-02-10

93CS32-19

(3) Operation

1. RUN mode

In the RUN mode, the system clock continues to operate even after a HALT

instruction is executed. Only the CPU stops executing the instruction.

In the halt state, an interrupt request is sampled with the falling edge of the

“CLK” signal.

Releasing the RUN mode is executed by the external/internal interrupts. (See

Table 3.3.3 Halt Releasing Source and Halt Releasing Operation.)

Figure 3.3.6 shows the interrupt timing for releasing the halt state by

interrupts in the RUN/IDLE2 mode.

Figure 3.3.6 Timing Chart for Releasing the Halt State by Interrupt in RUN/IDLE2 Modes

2. IDLE2 mode

In the IDLE2 mode, the system clock is supplied to only specific internal I/O

devices, and the CPU stops executing the current instruction.

In the IDLE2 mode, the halt state is released by an interrupt with the same

timing as in the RUN mode. The IDLE2 mode is released by external/internal

interrupt, except INTWDT/INTAD interrupts. (See Table 3.3.3 Halt Releasing

Source and Halt Releasing Operation.)

In the IDLE2 mode, the watchdog timer should be disabled before entering the

halt status to prevent the watchdog timer interrupt occurring just after releasing

the HALT mode.

Address

Data

RUN/IDLE2

mode

CLK

A0 to A23

ALE

AD0 to AD15

NMI

INT0

(Level)

INT4 to INT7

(Rising edge)

INT4, INT6

(Falling edge)

Internal INT

Address

+ 2

Address

Data

TMP93CS32F Scheda tecnica(PDF) 21 Page - Toshiba Semiconductor

TMP93CS32F Scheda tecnica(HTML) 21 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL