Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

STR750FV0 Scheda tecnica(PDF) 65 Page - STMicroelectronics

Il numero della parte STR750FV0
Spiegazioni elettronici  ARM7TDMI-S??32-bit MCU with Flash, SMI, 3 std 16-bit timers, PWM timer, fast 10-bit ADC, I2C, UART, SSP, USB and CAN
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR750FV0 Scheda tecnica(HTML) 65 Page - STMicroelectronics

Back Button STR750FV0 Datasheet HTML 61Page - STMicroelectronics STR750FV0 Datasheet HTML 62Page - STMicroelectronics STR750FV0 Datasheet HTML 63Page - STMicroelectronics STR750FV0 Datasheet HTML 64Page - STMicroelectronics STR750FV0 Datasheet HTML 65Page - STMicroelectronics STR750FV0 Datasheet HTML 66Page - STMicroelectronics STR750FV0 Datasheet HTML 67Page - STMicroelectronics STR750FV0 Datasheet HTML 68Page - STMicroelectronics STR750FV0 Datasheet HTML 69Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 84 page
background image
STR750Fxx STR751Fxx STR752Fxx STR755Fxx
Electrical parameters
65/84
SSP synchronous serial peripheral in slave mode (SPI or TI mode)
Subject to general operating conditions with CL
≈ 45 pF
Figure 33.
SPI configuration, slave mode with CPHA=0, single transfer
Table 39.
SSP slave mode characteristics(1)
1.
Data based on characterisation results, not tested in production.
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
SPI clock frequency
SSP0
2.66 MHz
(fPLCK/12)
MHz
SSP1
tsu(NSS)
NSS input setup time w.r.t
SCK first edge
SSP0
0
ns
SSP1
0
th(NSS)
NSS input hold time w.r.t
SCK last edge
SSP0
tPCLK+15ns
SSP1
tPCLK+15ns
tNSSLQV
NSS low to Data Output
MISO valid time
SSP0
2tPCLK
3tPCLK+30 ns
SSP1
2tPCLK
3tPCLK+30 ns
tNSSLQZ
NSS low to Data Output
MISO invalid time
SSP0
2tPCLK
3tPCLK+15 ns
SSP1
2tPCLK
3tPCLK+15 ns
tSCKQV
SCK trigger edge to data
output MISO valid time
SSP0
15
SSP1
30
tSCKQX
SCK trigger edge to data
output MISO invalid time
SSP0
2tPCLK
SSP1
2tPCLK
tsu(MOSI)
MOSI setup time w.r.t SCK
sampling edge
SSP0
0
SSP1
0
th(MOSI)
MOSI hold time w.r.t SCK
sampling edge
SSP0
3tPCLK+15 ns
SSP1
3tPCLK+15 ns
NSS INPUT
CPHA=0
MOSI INPUT
MISO OUTPUT
CPHA=0
tc(SCK)
tw(SCKH)
tw(SCKL)
tr(SCK)
tf(SCK)
tSCKQV(MISO)
tsu(SI)
th(SI)
MSB OUT
MSB IN
BIT OUT
LSB IN
LSB OUT
CPOL=0
CPOL=1
tsu(NSS)
th(NSS)
tSCKQX(MISO)
BIT1 IN
sample
edge
trigger
edge
trigger
edge
tNSSHQZ
z
tNSSLQV
sample
edge
z
DONT CARE
DONT CARE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com