Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

STR750FV0 Scheda tecnica(PDF) 49 Page - STMicroelectronics

Il numero della parte STR750FV0
Spiegazioni elettronici  ARM7TDMI-S??32-bit MCU with Flash, SMI, 3 std 16-bit timers, PWM timer, fast 10-bit ADC, I2C, UART, SSP, USB and CAN
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR750FV0 Scheda tecnica(HTML) 49 Page - STMicroelectronics

Back Button STR750FV0 Datasheet HTML 45Page - STMicroelectronics STR750FV0 Datasheet HTML 46Page - STMicroelectronics STR750FV0 Datasheet HTML 47Page - STMicroelectronics STR750FV0 Datasheet HTML 48Page - STMicroelectronics STR750FV0 Datasheet HTML 49Page - STMicroelectronics STR750FV0 Datasheet HTML 50Page - STMicroelectronics STR750FV0 Datasheet HTML 51Page - STMicroelectronics STR750FV0 Datasheet HTML 52Page - STMicroelectronics STR750FV0 Datasheet HTML 53Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 84 page
background image
STR750Fxx STR751Fxx STR752Fxx STR755Fxx
Electrical parameters
49/84
PLL characteristics
Subject to general operating conditions for VDD_IO, and TA.
Internal RC oscillators (FREEOSC & LPOSC)
Subject to general operating conditions for VDD_IO, and TA.
Table 24.
PLL characteristics
Symbol
Parameter
Test Conditions
Value
Unit
Min
Typ
Max(1)
1.
Data based on product characterisation, not tested in production.
fPLL_IN
PLL input clock
4.0
MHz
PLL input clock duty cycle
40
60
%
fPLL_OUT
PLL multiplier output clock
fPLL_INx 24
165
MHz
fVCO
VCO frequency range
When PLL
operates (locked)
336
960
MHz
tLOCK
PLL lock time
300
µs
∆tJITTER1(2)(3)
2.
Refer to jitter terminology in : PLL characteristics on page 47 for details on how jitter is specified.
3.
The jitter specification holds true only up to 50mV (peak-to-peak) noise on VDDA_PLL and V18 supplies.
Jitter will increase if the noise is more than 50mV. In addition, it assumes that the input clock has no jitter.
Single period jitter (+/-3
Σ peak
to peak)
fPLL_IN = 4 MHz
(4)
VDD_IO is stable
4.
The PLL parameters (MX1, MX0, PRESC1, PRESC2) must respect the constraints described in: PLL
characteristics on page 47.
+/-250
ps
∆tJITTER2(2)(3)
Long term jitter (+/-3
Σ peak to
peak)
fPLL_IN = 4 MHz
(4)
VDD_IO is stable
+/-2.5
ns
∆tJITTER3(2)(3)
Cycle to cycle jitter (+/-3
Σ peak
to peak)
fPLL_IN = 4 MHz
(4)
VDD_IO is stable
+/-500
ps
Table 25.
Internal RC oscillators (FREEOSC & LPOSC)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fCK_FREEOSC FREEOSC Oscillator Frequency
3
5
8
MHz
fCK_LPOSC
LPOSC Oscillator Frequency
150
300
500
kHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com