LMKDB1108FS85RKPR datasheet(39/133 Pages) TI2

39 / 133 page

HCSL

CLKIN_P

CLKIN_N

Figure 8-3. HCSL Input Interface (PCIe Standard)

LVDS

CLKIN_P

CLKIN_N

Figure 8-4. LVDS Input Interface

AC Coupled

CLKIN_P

CLKIN_N

Bias

Figure 8-5. External AC-Coupled Input

HCSL – Rx Terminated

GND

CLKIN_P

CLKIN_N

Figure 8-6. Receiver Internal Terminations

8.3.1.3.1 Internal Termination for Clock Inputs

There is an option to enable 50Ω internal termination for differential clock input. For LP-HCSL input, disable

the internal termination. For HCSL input, enable internal termination if external termination is not provided. The

internal termination is disabled by default.

8.3.1.3.2 AC-Coupled or DC-Coupled Clock Inputs

Input clocks can be either AC coupled or DC coupled. If the inputs are DC coupled, the input signal

swing levels must match those in Specifications under the CLOCK INPUT REQUIREMENTS. Also, register

RX_EN_AC_INPUT must be set to 0 for DC-coupled inputs or set to 1 for AC-coupled inputs. Refer to the

8.3.2 Flexible Power Sequence

8.3.2.1 PWRDN# Assertion and Deassertion

In the recommended power down sequence, PWRDN# is asserted while input clocks are valid. Make sure to

hold the PWRDN# pin at low level for two consecutive rising edges of the input clock cycle. As a result, all

clock outputs are muted to low/low (OUTx_P = Low, OUTx_N = Low) without a glitch. Following any other

sequence brings the device to an undefined mode and can cause glitches or invalid outputs - for example, if

PWRGD/PWRDN# is pulled low after the input clock is removed, the device enters a glitch state, where the

output gets stuck low (but only if the PWRGD/PWRDN# pin is not moved back from low to high before the

CLKIN signal is turned back on). If PWRGD/PWRDN# is pulled back to high before the CLKIN signal returns,

there are no issues.

8.3.2.2 OE# Assertion and Deassertion

OE# pins can be asserted and deasserted at anytime, whether:

www.ti.com

LMKDB1102, LMKDB1104, LMKDB1104FS, LMKDB1108, LMKDB1108FS

LMKDB1112, LMKDB1120, LMKDB1120FS

SNAS855G – NOVEMBER 2023 – REVISED MAY 2026

Submit Document Feedback

Product Folder Links: LMKDB1102 LMKDB1104 LMKDB1104FS LMKDB1108 LMKDB1108FS LMKDB1112 LMKDB1120 LMKDB1120FS

LMKDB1108FS85RKPR Scheda tecnica(PDF) 39 Page - Texas Instruments

LMKDB1108FS85RKPR Scheda tecnica(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL