7641 datasheet(18/138 Pages) RENESAS

18 / 138 page

7641 Group

Rev.4.00

Aug 28, 2006

page 18 of 135

REJ03B0191-0400

Fig. 14 Port block diagram (3)

HOLD

HLDA

(13) Port P71

Data bus

Direction

Port latch

HOLD function enable bit

HOLD function

enable bit

(15) Port P73

IBF1 output enable bit

Data bus buffer function

select bit

HOLD function

enable bit

Direction

Port latch

IBF1 output

Data bus

(17) Port P80

Direction

Port latch

Data bus

SRDY output select bit

(UART2) Transmit enable bit

SRDY output

SPI mode select bit

Control for SPI

compatible mode

(UART2) UTXD2 output

Data bus buffer function select bit

(14) Port P72

Data bus

Direction

Port latch

Data bus buffer

function select bit

Data bus buffer function select bit

(16) Port P74

Data bus

Direction

Port latch

OBF1 output enable bit

OBF1 output

(18) Port P81

Data bus

Direction

Port latch

(Serial I/O) Internal synchronous clock select bits

Serial I/O port select bit

(UART2) Receive enable bit

(Serial I/O) Internal

synchronous clock

select bits

(UART2) Receive enable bit

(UART2) URXD2 input

Serial I/O clock input

Serial I/O clock output

7641 Scheda tecnica(PDF) 18 Page - Renesas Technology Corp

7641 Scheda tecnica(HTML) 18 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL