M32CSLASH8A datasheet(194/372 Pages) RENESAS

194 / 372 page

M32C/8A Group

15. Timers (Timer B)

Rev.1.00

Jul 15, 2007

Page 177 of 352

REJ09B0385-0100

Figure 15.30

Operation in Pulse Width Measurement Mode (Timer B)

i = 0 to 5

NOTES:

1. Counter is reset due to the completion of the measurement.

2. Overflow

3. To set the MR3 bit to 0 (no overflow), wait for one or more count source cycles to write a 0 to the TBiMR register

after the MR3 bit becomes 1 (overflow), while the TBiS bit in TABSR or TBSR register is set to 1 (count starts).

4. Determine whether an interrupt source is a valid edge input or an overflow by reading the port level

in the TBi interrupt routine.

Pulse input

to TBiIN pin

TBiS bit in the TABSR or

TBSR register

“H”

“L”

IR bit in the TBiIC register

Transfer

(undefined value)

Transfer

(measured value n)

MR3 bit in the

TBiMR register

2nd valid edge

FFFFh

Contents of the counter

n = contents of the

reload register

0000h

Transfer timing from counter

to reload register

Set to 0 by an interrupt acknowledgement or by program

TBi register

Undefined value

10000h + n

1st valid edge

(note1)

(note2)

(note1)

(note 3)

(note 4)

M32C/8A Scheda tecnica(PDF) 194 Page - Renesas Technology Corp

M32C/8A Scheda tecnica(HTML) 194 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL