H8SX1663 datasheet(474/1158 Pages) RENESAS

474 / 1158 page

Section 8 Data Transfer Controller (DTC)

Rev.1.00 Jun. 07, 2006 Page 422 of 1102

REJ09B0294-0100

Table 8.10

Number of Cycles Required for Each Execution State

Object to be Accessed

On-Chip

RAM

On-Chip

ROM

On-Chip I/O

Registers

External Devices

Bus width

Access cycles

Vector read S

 



12 + 4m

6 + 2m

Transfer information read S

 



12 + 4m

6 + 2m

Execution

status

Transfer information write S

 



12 + 4m

6 + 2m

Byte data read S

3 + m

Word data read S

4 + 2m

3 + m

Longword data read S

12 + 4m

6 + 2m

Byte data write S

3 + m

Word data write S

4 + 2m

3 + m

Longword data write S

12 + 4m

6 + 2m

Internal operation S

[Legend]

m: Number of wait cycles 0 to 7 (For details, see section 6, Bus Controller (BSC).)

The number of execution cycles is calculated from the formula below. Note that

Σ means the sum

of all transfers activated by one activation event (the number in which the CHNE bit is set to 1,

plus 1).

Number of execution cycles = I • S

I + Σ (J

• S

J + K

• S

K + L

• S

L + M

• S

M) + N

• S

8.5.10

DTC Bus Release Timing

The DTC requests the bus mastership to the bus arbiter when an activation request occurs. The

DTC releases the bus after a vector read, transfer information read, a single data transfer, or

transfer information writeback. The DTC does not release the bus during transfer information

read, single data transfer, or transfer information writeback.

8.5.11

DTC Priority Level Control to the CPU

The priority of the DTC activation sources over the CPU can be controlled by the CPU priority

level specified by bits CPUP2 to CPUP0 in CPUPCR and the DTC priority level specified by bits

DTCP2 to DTCP0. For details, see section 5, Interrupt Controller.

H8SX1663 Scheda tecnica(PDF) 474 Page - Renesas Technology Corp

H8SX1663 Scheda tecnica(HTML) 474 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL