H8SX1663 datasheet(556/1158 Pages) RENESAS

556 / 1158 page

Section 10 16-Bit Timer Pulse Unit (TPU)

Rev.1.00 Jun. 07, 2006 Page 504 of 1102

REJ09B0294-0100

10.3.1

Timer Control Register (TCR)

TCR controls the TCNT operation for each channel. The TPU has a total of six TCR registers, one

for each channel. TCR register settings should be made only while TCNT operation is stopped.

CCLR2

R/W

CCLR1

R/W

CCLR0

R/W

CKEG1

R/W

CKEG0

R/W

TPSC2

R/W

TPSC1

R/W

TPSC0

R/W

Bit

Bit Name

Initial Value

R/W

Bit

Bit Name

Initial

Value

R/W

Description

CCLR2

CCLR1

CCLR0

R/W

Counter Clear 2 to 0

These bits select the TCNT counter clearing source. See

tables 10.3 and 10.4 for details.

CKEG1

CKEG0

R/W

Clock Edge 1 and 0

These bits select the input clock edge. For details, see

table 10.5. When the input clock is counted using both

edges, the input clock period is halved (e.g. P

φ/4 both

edges = P

φ/2 rising edge). If phase counting mode is

used on channels 1, 2, 4, and 5, this setting is ignored

and the phase counting mode setting has priority. Internal

clock edge selection is valid when the input clock is P

φ/4

or slower. This setting is ignored if the input clock is P

φ/1,

or when overflow/underflow of another channel is

selected.

TPSC2

TPSC1

TPSC0

R/W

Timer Prescaler 2 to 0

These bits select the TCNT counter clock. The clock

source can be selected independently for each channel.

See tables 10.6 to 10.11 for details. To select the external

clock as the clock source, the DDR bit and ICR bit for the

corresponding pin should be set to 0 and 1, respectively.

For details, see section 9, I/O Ports.

H8SX1663 Scheda tecnica(PDF) 556 Page - Renesas Technology Corp

H8SX1663 Scheda tecnica(HTML) 556 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL