H8SX1663 datasheet(214/1158 Pages) RENESAS

214 / 1158 page

Section 6 Bus Controller (BSC)

Rev.1.00 Jun. 07, 2006 Page 162 of 1102

REJ09B0294-0100

6.2.15

Synchronous DRAM Control Register (SDCR)

SDCR specifies the settings for the SDRAM interface (when the DTYPE bit in DRAMCE is set

to 1). Rewrite this register while the SDRAM is not accessed. When the SDRAM interface is not

used, the initial value must not be changed.

Bit

Bit Name

Initial Value

R/W

MRSE

R/W



R/W



R/W



R/W

Bit

Bit Name

Initial Value

R/W

CKSPE

R/W



TRWL

R/W

Bit

Bit Name

Initial

Value

R/W

Description

MRSE

R/W

Mode Register Set Enable

Enables the setting in the SDRAM mode register. See

section 6.11.14, Setting SDRAM Mode Register.

0: Disables to set the SDRAM mode register

1: Enables to set the SDRAM mode register

14 to 12



All 0

Reserved

These bits are always read as 0. The initial value

should not be changed.

11, 10



R/W

Reserved

The initial value should not be changed.



R/W

Reserved

The initial value should not be changed.

CKSPE

R/W

Clock Suspend Enable

Enables the clock suspend mode in which read data

output cycles are extended. Setting this bit to 1 extends

cycles in which read data is output from SDRAM.

0: Disables the clock suspend mode

1: Enables the clock suspend mode

H8SX1663 Scheda tecnica(PDF) 214 Page - Renesas Technology Corp

H8SX1663 Scheda tecnica(HTML) 214 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL