H8SX1663 datasheet(227/1158 Pages) RENESAS

Il numero della parte	H8SX1663

Spiegazioni elettronici	Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

PDF	1158 Pages

Scroll/Zoom	100%

Produttore elettronici	RENESAS [Renesas Technology Corp]

Homepage	http://www.renesas.com

Logo

227 / 1158 page

Section 6 Bus Controller (BSC)

Rev.1.00 Jun. 07, 2006 Page 175 of 1102

REJ09B0294-0100

Name

Symbol

I/O

Function

Output enable/clock enable

OE/CKE

Output

•

Output enable signal for DRAM

•

Clock enable signal for SDRAM

SDRAM

Output

SDRAM dedicated clock

Wait

WAIT

Input

Wait request signal when accessing external address

space

Bus request

BREQ

Input

Request signal for release of bus to external bus

master

Bus request acknowledge

BACK

Output

Acknowledge signal indicating that bus has been

released to external bus master

Bus request output

BREQO

Output

External bus request signal used when internal bus

master accesses external address space in the

external-bus released state

Data transfer acknowledge 3

(DMAC_3)

DACK3

Output

Data acknowledge signal for DMAC_3 single address

transfer

Data transfer acknowledge 2

(DMAC_2

DACK2

Output

Data acknowledge signal for DMAC_2 single address

transfer

Data transfer acknowledge 1

(DMAC_1)

DACK1

Output

Data acknowledge signal for DMAC_1 single address

transfer

Data transfer acknowledge 0

(DMAC_0)

DACK0

Output

Data acknowledge signal for DMAC_0 single address

transfer

External bus clock

Output

External bus clock

H8SX1663 Scheda tecnica(PDF) 227 Page - Renesas Technology Corp

H8SX1663 Scheda tecnica(HTML) 227 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL