HD6432142 datasheet(132/1177 Pages) RENESAS

132 / 1177 page

Section 3 MCU Operating Modes

Rev. 4.00 Sep 27, 2006 page 88 of 1130

REJ09B0327-0400

3.2.4

Serial Timer Control Register (STCR)

IICS

R/W

IICX1

R/W

IICX0

R/W

IICE

R/W

FLSHE

R/W

ICKS0

R/W

—

R/W

ICKS1

R/W

Bit

Initial value

Read/Write

STCR is an 8-bit readable/writable register that controls register access, the IIC operating mode

(when the on-chip IIC option is included), an on-chip flash memory control (in F-ZTAT versions),

and also selects the TCNT input clock. For details of functions other than register access control,

see the descriptions of the relevant modules. If a module controlled by STCR is not used, do not

write 1 to the corresponding bit.

STCR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 5—I

2C Control (IICS, IICX1, IICX0): These bits control the bus buffer function of the

port A and the operation of the I

2C bus interface when the on-chip IIC option is included. For

details, see section 16.2.7, Serial/Timer Control Register (STCR).

Bit 4—I

2C Master Enable (IICE): Controls CPU access to the I2C bus interface data registers

and control registers (ICCR, ICSR, ICDR/SARX, and ICMR/SAR), the PWMX data registers and

control registers (DADRAH/DACR, DADRAL, DADRBH/DACNTH, and DADRBL/DACNTL),

and the SCI control registers (SMR, BRR, and SCMR).

Bit 4

IICE

Description

Addresses H'(FF)FF88 and H'(FF)FF89, and H'(FF)FF8E and H'(FF)FF8F, are used

for SCI1 control register access

(Initial value)

Addresses H'(FF)FFA0 and H'(FF)FFA1, and H'(FF)FFA6 and H'(FF)FFA7, are used

for SCI2 control register access

Addresses H'(FF)FFD8 and H'(FF)FFD9, and H'(FF)FFDE and H'(FF)FFDF, are used

for SCI0 control register access

Addresses H'(FF)FF88 and H'(FF)FF89, and H'(FF)FF8E and H'(FF)FF8F, are used

for IIC1 data register and control register access

Addresses H'(FF)FFA0 and H'(FF)FFA1, and H'(FF)FFA6 and H'(FF)FFA7, are used

for PWMX data register and control register access

Addresses H'(FF)FFD8 and H'(FF)FFD9, and H'(FF)FFDE and H'(FF)FFDF, are used

for IIC0 data register and control register access

HD6432142 Scheda tecnica(PDF) 132 Page - Renesas Technology Corp

HD6432142 Scheda tecnica(HTML) 132 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL