LTC3707IGN datasheet(28/32 Pages) LINER

28 / 32 page

LTC3707

3707fb

APPLICATIONS INFORMATION

4. Are the SENSE – and SENSE + leads routed together with

minimum PC trace spacing? The ﬁlter capacitor between

SENSE+ and SENSE– should be as close as possible to

the IC. Ensure accurate current sensing with Kelvin con-

nections at the SENSE resistor.

5. Is the INTVCC decoupling capacitor connected close to

the IC, between the INTVCC and the power ground pins?

This capacitor carries the MOSFET drivers current peaks.

An additional 1μF ceramic capacitor placed immediately

next to the INTVCC and PGND pins can help improve noise

performance substantially.

6. Keep the switching nodes (SW1, SW2), top gate nodes

(TG1, TG2), and boost nodes (BOOST1, BOOST2) away

from sensitive small-signal nodes, especially from the

opposites channel’s voltage and current sensing feedback

pins. All of these nodes have very large and fast moving

signals and therefore should be kept on the “output side”

of the LTC3707 and occupy minimum PC trace area.

7. Use a modiﬁed “star ground” technique: a low imped-

ance, large copper area central grounding point on the same

side of the PC board as the input and output capacitors with

tie-ins for the bottom of the INTVCC decoupling capacitor,

the bottom of the voltage feedback resistive divider and

the SGND pin of the IC.

RL1

SW1

RSENSE1

VOUT1

COUT1

VIN

CIN

RIN

RL2

BOLD LINES INDICATE

HIGH, SWITCHING

CURRENT LINES.

KEEP LINES TO A

MINIMUM LENGTH.

SW2

3707 F11

RSENSE2

VOUT2

COUT2

Figure 11. Branch Current Waveforms

LTC3707IGN Scheda tecnica(PDF) 28 Page - Linear Technology

LTC3707IGN Scheda tecnica(HTML) 28 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Scheda tecnica Scarica

Link URL