Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

TVP6000CPFP Scheda tecnica(PDF) 10 Page - Texas Instruments

Il numero della parte TVP6000CPFP
Spiegazioni elettronici  NTSC/PAL Digital Video Encoder
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo TI - Texas Instruments

TVP6000CPFP Scheda tecnica(HTML) 10 Page - Texas Instruments

Back Button TVP6000CPFP Datasheet HTML 6Page - Texas Instruments TVP6000CPFP Datasheet HTML 7Page - Texas Instruments TVP6000CPFP Datasheet HTML 8Page - Texas Instruments TVP6000CPFP Datasheet HTML 9Page - Texas Instruments TVP6000CPFP Datasheet HTML 10Page - Texas Instruments TVP6000CPFP Datasheet HTML 11Page - Texas Instruments TVP6000CPFP Datasheet HTML 12Page - Texas Instruments TVP6000CPFP Datasheet HTML 13Page - Texas Instruments TVP6000CPFP Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 57 page
background image
1–4
1.5
Ordering Information
Device
TVP6000CPFP
PFP: Plastic Flat Pack With Power Pad
1.6
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AGND
31,34,37
Analog ground
AVDD
33,36,39
Analog power supply
C
32
O
Chrominance analog output signal for S-video output
CCIR
65
O
External clock source select. CCIR can be programmed to select different external
clock sources. When CCIR = 1, the encoder is set to CCIR601 mode. For detailed
programming information, refer to Table 2–11.
CDIR
18
I
Clock direction input. When CDIR = 0, LLC and CREF are outputs. When CDIR = 1, LLC
and CREF are inputs.
COMP
41
I/O
Compensation pin for the internal reference amplifier. A 0.1-
µF capacitor should be
connected between COMP and AVDD.
CREF
5
I/O
Clock reference signal
CVBS
38
O
Composite video output signal
DGND
6,19,48,
51,70,73
Digital ground
DREF
43
I/O
Test pin. For normal applications no connect.
DVDD
8,20,49,
52,68,75
Digital power supply
FSADJ
44
I/O
Full scale adjust control. A 264-
Ω resistor should be connected between FSADJ and
AGND to control the full-scale output current on the analog outputs.
GLCI
10
I
Genlock control input. GLCI is used for communicating with TVP5xxx decoder series.
INVGND
47
INVGND should be connected to AGND for normal applications.
LLC
7
I/O
Line locked clock. One of the 24.54 MHz, 27.00 MHz, or 29.5 MHz clocks for different
standards and pixel rates.
NC
21–30,40,
61–63,80
No connect
NTSQ
66
O
External clock source select. NTSQ can be programmed to select different external
clock sources. When NTSQ = 1, the encoder is set to NTSC square pixel mode. For
detailed programming information, refer to Table 2–11.
PASQ
67
O
External clock source select. PASQ can be programmed to select different external
clock sources. When PASQ = 1, the encoder is set to PAL square pixel mode. For
detailed programming information, refer to Table 2–11.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com