| Motore di ricerca datesheet componenti elettronici |
|
MB90F482BPMC Scheda tecnica(PDF) 70 Page - fujitsu semiconductor |
|
|
|||||||||||||||||||||||||||||
MB90F482BPMC Scheda tecnica(HTML) 70 Page - fujitsu semiconductor |
|
70 / 124 page ![]() MB90480B/485B Series 70 DS07-13722-11E (3) Clock Feed Map 4 4 3 X0A X1A X0 HCLK MCLK UART0 CPU, μDMAC SCLK PCLK X1 φ 12 34 PPG0, PPG1 PPG2, PPG3 PPG4, PPG5 TIN0 TOT0 SCK0, SIN0 SOT0 SCK1, SCK2 SOT1, SOT2 OUT0, OUT1, OUT2, IN0, IN1 AN0 to AN7, ADTG CS0, CS1, FRCK IRQ0 to IRQ7 SIN1, SIN2 AIN0, AIN1 BIN0, BIN1 ZIN0, ZIN1 CS2, CS3 OUT3, OUT4, OUT5 Watchdog timer Oscillator stabilization wait control Timebase timer PLL multiplier circuit Clock selector pin pin pin pin pins × 4 × 2 Watch timer Sub clock generator circuit System clock generator circuit 8/16-bit PPG timer 0 8/16-bit PPG timer 1 8/16-bit PPG timer 2 16-bit reload timer 0 Chip select 16-bit output compare 16-bit free-run timer 16-bit input capture 10-bit A/D converter pins pins pin pin pins pin pins pins pins pins pins pin pins HCLK : Oscillator clock MCLK : Main clock SCLK : Sub clock PCLK : PLL clock φ : Machine clock Peripheral functions Clock generator module pins pin Extended I/O serial interface, 2 channels 8/16-bit up/down counter External interrupt |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |