JS28F256P33BFE datasheet(51/90 Pages) MICRON

51 / 90 page

Datasheet

Aug 2009

Order Number:320003-08

P33-65nm

Note:

WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).

Synchronous Specifications(5)

R301

tAVCH/L

Address setup to CLK

1,6

R302

tVLCH/L

ADV# low setup to CLK

R303

tELCH/L

CE# low setup to CLK

R304

tCHQV / tCLQV CLK to output valid

TSOP

R305

tCHQX

Output hold from CLK

1,6

R306

tCHAX

Address hold from CLK

1,4,6

R307

tCHTV

CLK to WAIT valid

-17

1,6

TSOP

1,6

R311

tCHVL

CLK Valid to ADV# Setup

R312

tCHTX

WAIT Hold from CLK

1,6

Notes:

See

Figure 14, “AC Input/Output Reference Waveform” on page 48 for timing measurements and max

allowable input slew rate.

OE# may be delayed by up to tELQV – tGLQV after CE#’s falling edge without impact to tELQV.

Sampled, not 100% tested.

Address hold in synchronous burst read mode is tCHAX or tVHAX, whichever timing specification is satisfied first.

Synchronous burst read mode is not supported with TTL level inputs.

Applies only to subsequent synchronous reads.

Table 23: AC Read Specifications - (Sheet 3 of 3)

Num

Symbol

Parameter

Min

Max

Unit

Notes

Figure 17: Asynchronous Single-Word Read (ADV# Low)

R17

R15

Address [A]

ADV#

CE# [E}

OE# [G]

WAIT [T]

Data [D/Q]

RST# [P]

JS28F256P33BFE Scheda tecnica(PDF) 51 Page - Micron Technology

JS28F256P33BFE Scheda tecnica(HTML) 51 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Scheda tecnica Scarica

Link URL