CDPCLK1 datasheet(89/274 Pages) ALTERA

89 / 274 page

Chapter 5: Clock Networks and PLLs in the Cyclone III Device Family

5–29

PLL Reconfiguration

July 2012

Altera Corporation

Cyclone III Device Handbook

Volume 1

■

High time count = 2 cycles

■

Low time count = 1 cycle

■ rselodd

= 1 effectively equals:

■

High time count = 1.5 cycles

■

Low time count = 1.5 cycles

■

Duty cycle = (1.5/3)% high time count and (1.5/3)% low time count

Scan Chain Description

Cyclone III device family PLLs have a 144-bit scan chain.

Table 5–4 lists the number of bits for each component of the PLL.

Figure 5–22 shows the scan chain order of the PLL components.

Table 5–4. Cyclone III Device Family PLL Reprogramming Bits

Block Name

Number of Bits

Counter

Other

Total

C4 (1)

2 (2)

M16

2 (2)

N16

2 (2)

Charge Pump

Loop Filter (3)

Total number of bits:

144

Notes to Table 5–4:

(1) LSB bit for C4 low-count value is the first bit shifted into the scan chain.

(2) These two control bits include rbypass, for bypassing the counter, and rselodd, to select the output clock duty

cycle.

(3) MSB bit for loop filter is the last bit shifted into the scan chain.

Figure 5–22. PLL Component Scan Chain Order

DATAIN

DATAOUT

MSB

LSB

MC0

CDPCLK1 Scheda tecnica(PDF) 89 Page - Altera Corporation

CDPCLK1 Scheda tecnica(HTML) 89 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL