R5F564MLGDLC datasheet(54/67 Pages) RENESAS

54 / 67 page

RX64M Group

1. Overview

Under development Preliminary document

Specifications in this document are tentative and subject to change.

R01DS0173EJ0090 Rev.0.90

Page 54 of 67

Feb 28, 2014

TRSYNC

P82

EDREQ1

MTIOC4A/

GTIOC2A-D/PO28

TXD10/ET0_ETXD1/

RMII0_TXD1

MMC_D4-A

TRDATA1

P81

EDACK0

MTIOC3D/

GTIOC0B-D/PO27

RXD10/ET0_ETXD0/

RMII0_TXD0

MMC_D3-A/

SDHI_CD-A/

QIO3-A

TRDATA0

P80

EDREQ0

MTIOC3B/PO26

SCK10/RTS10#/

ET0_TX_EN/

RMII0_TXD_EN

MMC_D2-A/

SDHI_WP-A/

QIO2-A

PC4

A20/CS3#

MTIOC3D/MTCLKC/

GTETRG-D/TMCI1/

PO25/POE0#

SCK5/CTS8#/

SSLA0-A/

ET0_TX_CLK/

MMC_D1-A/

SDHI_D1-A/

QIO1-A/QMI-A

PC3

A19

MTIOC4D/

GTIOC1B-D/TCLKB/

PO24

TXD5/SMOSI5/

SSDA5/ET0_TX_ER

MMC_D0-A/

SDHI_D0-A/

QIO0-A/

QMO-A

P77

CS7#

PO23

TXD11/ET0_RX_ER/

RMII0_RX_ER

MMC_CLK-A/

SDHI_CLK-A/

QSPCLK-A

P76

CS6#

PO22

RXD11/ET0_RX_CLK/

REF50CK0

MMC_CMD-A/

SDHI_CMD-A/

QSSL-A

PC2

A18

MTIOC4B/

GTIOC2B-D/TCLKA/

PO21

RXD5/SMISO5/

SSCL5/SSLA3-A/

ET0_RX_DV

MMC_CD-A/

SDHI_D3-A

P75

CS5#

PO20

SCK11/RTS11/

ET0_ERXD0/

RMII0_RXD0

MMC_RES#-A/

SDHI_D2-A

P74

A20/CS4#

PO19

CTS11#/ET0_ERXD1/

RMII0_RXD1

PC1

A17

MTIOC3A/TCLKD/

PO18

SCK5/SSLA2-A/

ET0_ERXD2

IRQ12

VCC

PC0

A16

MTIOC3C/TCLKC/

PO17

CTS5#/RTS5#/SS5#/

SSLA1-A/ET0_ERXD3

IRQ14

VSS

P73

CS3#

PO16

ET0_WOL

PB7

A15

MTIOC3B/TIOCB5/

PO31

TXD9/ET0_CRS/

RMII0_CRS_DV

PB6

A14

MTIOC3D/TIOCA5/

PO30

RXD9/ET0_ETXD1/

RMII0_TXD1

PB5

A13

MTIOC2A/MTIOC1B/

TIOCB4/TMRI1/PO29/

POE4#

SCK9/RTS9#/

ET0_ETXD0/

RMII0_TXD0

PB4

A12

TIOCA4/PO28

CTS9#/ET0_TX_EN/

RMII0_TXD_EN

PB3

A11

MTIOC0A/MTIOC4A/

TIOCD3/TCLKD/

TMO0/PO27/POE11#

SCK4/SCK6/

ET0_RX_ER/

RMII0_RX_ER

PB2

A10

TIOCC3/TCLKC/

PO26

CTS4#/RTS4#/CTS6#/

RTS6#/SS4#/SS6#/

ET0_RX_CLK/

REF50CK0

PB1

MTIOC0C/MTIOC4C/

TIOCB3/TMCI0/PO25

TXD4/TXD6/SMOSI4/

SMOSI6/SSDA4/

SSDA6/ET0_ERXD0/

RMII0_RXD0

IRQ4-DS

P72

A19/CS2#

ET0_MDC

P71

A18/CS1#

ET0_MDIO

Table 1.8

List of Pin and Pin Functions (144-Pin LQFP) (3/5)

Number

Power Supply

Clock System

Control

I/O Port

Bus

EXDMAC

SDRAMC

Timer

Communication

Memory Interface

Camera Interface

Interrupt

S12ADC,

R12DA

144-Pin

LQFP

(MTU, GPTA, TPU,

TMR, PPG, RTC,

CMTW, POE, CAC)

(ETHERC, SCIg,

SCIh, RSPI, RIIC,

CAN, USB, SSI)

(QSPI, SDHI,

MMCIF, PDC)

R5F564MLGDLC Scheda tecnica(PDF) 54 Page - Renesas Technology Corp

R5F564MLGDLC Scheda tecnica(HTML) 54 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Scheda tecnica Scarica

Link URL