R5F564MLGDLC datasheet(17/67 Pages) RENESAS

17 / 67 page

RX64M Group

1. Overview

Under development Preliminary document

Specifications in this document are tentative and subject to change.

R01DS0173EJ0090 Rev.0.90

Page 17 of 67

Feb 28, 2014

1.3

Block Diagram

Figure 1.2 shows a block diagram.

Figure 1.2

Block Diagram

AES

SCIFA × 4 channels

USBA

RSPIa

MTU3a × 8 channels

GPTA × 4 channels

EPTPC

ETHERC × 2 channels

External bus

BSC

Clock

generation

circuit

RX CPU

Code flash

memory

RAM

Port 0

Port 1

Port 2

Port 3

Port 4

Port 5

Port 6

Port 7

Port 8

Port 9

Port A

Port B

Port C

DTCa

DMACAa ×

8 channels

ICUA

Port D

Port E

Port F

Port G

Port J

MPU

EDMACa ×

3 channels

RAM with

ECC

EXDMACa

Temperature sensor

12-bit DAC × 2 channels

RIICa × 2 channels

RTCd

CMTW × 1 channel (unit 1)

CMTW × 1 channel (unit 0)

CMT × 2 channels (unit 1)

CMT × 2 channels (unit 0)

TMRb × 2 channels (unit 1)

TMRb × 2 channels (unit 0)

PPG (unit 1)

PPG (unit 0)

TPUa × 6 channels (unit 0)

POE3a

CAN × 3 channels

USBb × 1 port

SCIh × 1 channel

SCIg × 8 channels

CRC

DOC

CAC

IWDTa

WDTA

PDC

MMCIF

SDHI

QSPI

RNG

Data flash memory

Standby RAM

DES

SHA

12-bit ADC × 21 channels (unit 1)

12-bit ADC × 8 channels (unit 0)

SRC

SSI × 2ch

ETHERC: Ethernet controller

EPTPC:

PTP controller for ethernet controller

EDMAC:

DMA controller for ethernet controller

ICUA:

Interrupt controller

DTCa:

Data transfer controller

DMACAa: DMA controller

EXDMACa: EXDMA controller

BSC:

Bus controller

WDTA:

Watchdog timer

IWDTa:

Independent watchdog timer

CRC:

CRC (cyclic redundancy check) calculator

SCI:

Serial communications interface

SCIFA:

Serial communications interface with FIFO

USBb:

USB2.0 FS host/function module

USBA:

USB2.0 FS host/function module with battery

charging

RSPIa:

Serial peripheral interface

MPU:

Memory protection unit

QSPI:

Quad serial peripheral interface

SDHI:

SD host interface*1

MMCIF:

MMC host interface

PDC:

Parallel data capture unit

CAN:

CAN module

MTU3a:

Multi-function timer pulse unit 3

POE3a:

Port output enable 3

GPTA:

General-purpose PWM timer

TPUa:

16-bit timer pulse unit

PPG:

Programmable pulse generator

TMRb:

8-bit timer

CMT:

Compare match timer

CMTW:

Compare match timer W

RTCd:

Realtime clock

RIICa:

I2C bus interface

DOC:

Data operation circuit

CAC:

Clock frequency accuracy measurement circuit

AES:

AES*1

DES:

DES*1

SHA:

SHA-256*1

RNG:

True random number generator*1

SSI:

Serial sound interface

SRC:

Sampling rate converter

Note 1. Optional

R5F564MLGDLC Scheda tecnica(PDF) 17 Page - Renesas Technology Corp

R5F564MLGDLC Scheda tecnica(HTML) 17 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Scheda tecnica Scarica

Link URL