Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

DS2152 Scheda tecnica(PDF) 84 Page - Dallas Semiconductor

Il numero della parte DS2152
Spiegazioni elettronici  Enhanced T1 Single-Chip Transceiver
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  DALLAS [Dallas Semiconductor]
Homepage  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2152 Scheda tecnica(HTML) 84 Page - Dallas Semiconductor

Back Button DS2152 Datasheet HTML 80Page - Dallas Semiconductor DS2152 Datasheet HTML 81Page - Dallas Semiconductor DS2152 Datasheet HTML 82Page - Dallas Semiconductor DS2152 Datasheet HTML 83Page - Dallas Semiconductor DS2152 Datasheet HTML 84Page - Dallas Semiconductor DS2152 Datasheet HTML 85Page - Dallas Semiconductor DS2152 Datasheet HTML 86Page - Dallas Semiconductor DS2152 Datasheet HTML 87Page - Dallas Semiconductor DS2152 Datasheet HTML 88Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 94 page
background image
DS2152
84 of 93
AC CHARACTERISTICS -
(0
°C to 70°C; V
DD=5V
± 5% for DS2152L;
RECEIVE SIDE
(-40
°C to +85°C; V
DD=5V
± 5% for DS2152LN)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
RCLKO Period
tLP
648
ns
RCLKO Pulse Width
tLH
tLL
250
250
324
324
ns
ns
1
1
RCLKO Pulse Width
tLH
tCL
200
200
324
324
ns
ns
2
2
RCLKI Period
tCP
648
ns
RCLKI Pulse Width
tCH
tCL
75
75
ns
ns
RSYSCLK Period
tSP
tSP
122
122
648
488
ns
ns
3
4
RSYSCLK Pulse Width
tSH
tSL
50
50
ns
ns
RSYNC Set Up to RSYSCLK Falling
tSU
20
tSH-5
ns
RSYNC Pulse Width
tPW
50
ns
RPOSI/RNEGI Set UP to RCLKI Falling
tSU
20
ns
RPOSI/RNEGI Hold From RCLKI Falling
tHD
20
ns
RSYSCLK/RCLKI Rise and Fall Times
tR, tF
25
ns
Delay RCLKO to RPOSO, RNEGO Valid
tDD
50
ns
Delay RCLK to RSER, RDATA, RSIG,
RLINK Valid
tD1
50
ns
Delay RCLK to RCHCLK, RSYNC,
RCHBLK, RFSYNC, RLCLK
tD2
50
ns
Delay RSYSCLK to RSER, RSIG Valid
tD3
50
ns
Delay RSYSCLK to RCHCLK, RCHBLK,
RMSYNC, RSYNC
tD4
50
ns
See Figures 16-4 to 16-6 for details.
NOTES:
1. Jitter attenuator enabled in the receive path.
2. Jitter attenuator disabled or enabled in the transmit path.
3. RSYSCLK=1.544 MHz
4. RSYSCLK=2.048 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com