DS2152 datasheet(21/94 Pages) DALLAS

21 / 94 page

DS2152

21 of 93

TCR2: TRANSMIT CONTROL REGISTER 2 (Address=36 Hex)

(MSB)

(LSB)

TEST1

TEST0

TZBTSI

TSDW

TSM

TSIO

TD4YM

TB7ZS

SYMBOL

POSITION

NAME AND DESCRIPTION

TEST1

TCR2.7

Test Mode Bit 1 for Output Pins. See Table 3-1.

TEST0

TCR2.6

Test Mode Bit 0 for Output Pins. See Table 3-1.

TZBTSI

TCR2.5

Transmit Side ZBTSI Enable.

0 = ZBTSI disabled

1 = ZBTSI enabled

TSDW

TCR2.4

TSYNC Double-Wide. (note: this bit must be set to 0 when

TCR2.3=1 or when TCR2.2=0)

0 = do not pulse double-wide in signaling frames

1 = do pulse double-wide in signaling frames

TSM

TCR2.3

TSYNC Mode Select.

0 = frame mode (see the timing in Section 15)

1 = multiframe mode (see the timing in Section 15)

TSIO

TCR2.2

TSYNC I/O Select.

0 = TSYNC is an input

1 = TSYNC is an output

TD4YM

TCR2.1

Transmit Side D4 Yellow Alarm Select.

0 = 0s in bit 2 of all channels

1 = a 1 in the S-bit position of frame 12

TB7ZS

TCR2.0

Transmit Side Bit 7 0 Suppression Enable.

0 = no stuffing occurs

1 = Bit 7 force to a 1 in channels with all 0s

OUTPUT PIN TEST MODES Table 3-1

TEST 1

TEST 0

EFFECT ON OUTPUT PINS

operate normally

force all output pins 3-state (including all I/O pins and parallel port pins)

force all output pins low (including all I/O pins except parallel port pins)

force all output pins high (including all I/O pins except parallel port pins)

DS2152 Scheda tecnica(PDF) 21 Page - Dallas Semiconductor

DS2152 Scheda tecnica(HTML) 21 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Scheda tecnica Scarica

Link URL