| Motore di ricerca datesheet componenti elettronici |
|
IS43DR16640C Scheda tecnica(PDF) 13 Page - Integrated Silicon Solution, Inc |
|
|
|||||||||||||||||||||||||||||
IS43DR16640C Scheda tecnica(HTML) 13 Page - Integrated Silicon Solution, Inc |
|
13 / 49 page ![]() Integrated Silicon Solution, Inc. — www.issi.com 13 Rev. 00A 6/4/2013 IS43/46DR81280C, IS43/46DR16640C Symbol Conditions -25D/-25E -3D -37C -5B Units DDR2- 800D/800E DDR2- 667D DDR2- 533C DDR2- 400B IDD0 Operating one bank active-precharge current; tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, CS is HIGH between valid commands; 135 120 110 110 mA Address bus inputs are SWITCHING; Data bus inputs are SWITCHING IDD1 Operating one bank active-read-precharge current; IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC (IDD), tRAS = tRASmin(IDD), tRCD = tRCD(IDD); CKE is HIGH, CS is HIGH between valid commands; 165 150 135 130 mA Address bus inputs are SWITCHING; Data pattern is same as IDD4W IDD2P Precharge power-down current; All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; 13 11 10 10 mA Data bus inputs are FLOATING IDD2Q Precharge quiet standby current; All banks idle; tCK = tCK(IDD); CKE is HIGH, CS is HIGH; Other control and address bus inputs are STABLE; 80 70 60 50 mA Data bus inputs are FLOATING IDD2N Precharge standby current; All banks idle; tCK = tCK(IDD); CKE is HIGH, CS is HIGH; Other control and address bus inputs are SWITCHING; 95 85 75 65 mA Data bus inputs are SWITCHING IDD3P Active power-down current; All banks open; tCK = tCK(IDD); CKE is LOW; Power Down Fast Exit 40 45 30 35 mA Other control and address bus inputs are STABLE; Data bus inputs are FLOATING Power Down Slow Exit 25 25 25 25 IDD3N Active standby current; All banks open; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands; 80 70 60 75 mA Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING IDD4W Operating burst write current; All banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands; 360 290 240 210 mA Address bus inputs are SWITCHING; Data bus inputs are SWITCHING IDD Specifications & Test Conditions |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |