DP83256VF datasheet(47/144 Pages) NSC

47 / 144 page

50 Registers (Continued)

54 INTERRUPT CONDITION MASK REGISTER (ICMR)

The Interrupt Condition Mask Register allows the user to dynamically select which events will generate an interrupt

The Interrupt pin will be asserted (ie EINT e GND) when one or more bits within the Interrupt Condition Register (ICR) are set

to 1 and the corresponding mask bits in this register are also set to 1

This register is cleared (ie set to 0) and all interrupts are initially masked during the reset process

ACCESS RULES

ADDRESS

READ

WRITE

03h

Always

UDIM

RCBM

RCAM

LEMTM

CWIM

CCRM

CPEM

DPEM

Bit

Symbol

Description

DPEM

PHY

REQUEST

DATA PARITY ERROR MASK

The mask bit for the PHY

Request Data Parity Error bit

(DPE) of the Interrupt Condition Register (ICR)

CPEM

Control Bus DATA PARITY ERROR MASK

The mask bit for the Control Bus Data Parity Error bit (CPE) of the

Interrupt Condition Register (ICR)

CCRM

Control Bus WRITE COMMAND REJECT MASK

The mask bit for the Control Bus Write Command Reject bit

(CCR) of the Interrupt Condition Register (ICR)

CWIM

CONDITIONAL WRITE INHIBIT MASK

The mask bit for the Conditional Write Inhibit bit (CWI) of the Interrupt

Condition Register (ICR)

LEMTM

LINK ERROR MONITOR THRESHOLD MASK

The mask bit for the Link Error Monitor Threshold bit (LEMT) of

the Interrupt Condition Register (ICR)

RCAM

RECEIVE CONDITION A MASK

The mask bit for the Receive Condition A bit (RCA) of the Interrupt Condition

RCBM

RECEIVE CONDITION B MASK

The mask bit for the Receive Condition B bit (RCB) of the Interrupt Condition

UDIM

USER DEFINABLE INTERRUPT MASK

The mask bit for the User Definable Interrupt bit (UDI) of the Interrupt

Condition Register (ICR)

DP83256VF Scheda tecnica(PDF) 47 Page - National Semiconductor (TI)

DP83256VF Scheda tecnica(HTML) 47 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL