 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
DP83256VF Scheda tecnica(PDF) 67 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83256VF Scheda tecnica(HTML) 67 Page - National Semiconductor (TI) |
|
|
67 / 144 page  50 Registers (Continued) 523 CURRENT LINK ERROR COUNT REGISTER (CLECR) The Current Link Error Count Register takes a snap-shot of the Link Error Monitor Counter during every Control Bus Interface read cycle of this register During a Control Bus Interface write cycle the Control Bus Write Command Reject bit (CCR) of the Interrupt Condition Register (ICR) will be set to 1 and will ignore a write cycle ACCESS RULES ADDRESS READ WRITE 16h Always Write Reject D7 D6 D5 D4 D3 D2 D1 D0 LEC7 LEC6 LEC5 LEC4 LEC3 LEC2 LEC1 LEC0 Bit Symbol Description D0 – D7 LEC0 – LEC7 LINK ERROR COUNT BIT k0–7l Snapshot of the Link Error Monitor Counter 67 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
