PC87393F datasheet(54/148 Pages) NSC

54 / 148 page

2.0 Device Architecture and Configuration (Continued)

www.national.com

2.13.3

Serial Port 2 Configuration Register

This register is reset by hardware to 02h.

Location:

Index F0h

Type:

R/W

Bit

76543210

Name

Bank

Select

Enable

Reserved

Busy

Indicator

Power

Mode

Control

TRI-STATE

Control

Reset

00000010

Bit

Description

Bank Select Enable. Enables bank switching for Serial Port 2.

0: All attempts to access the extended registers in Serial Port 2 are ignored (default).

1: Enables bank switching for Serial Port 2.

6-3

Reserved

Busy Indicator. This read only bit can be used by power management software to decide when to power-down

the Serial Port 2 logical device.

0: No transfer in progress (default).

1: Transfer in progress.

Power Mode Control. When the logical device is active in:

0: Low power mode

Serial Port 2 clock disabled. The output signals are set to their default states. The RI input signal can be

programmed to generate an interrupt. Registers are maintained (unlike Active bit in index 30 that also

prevents access to Serial Port 2 registers).

1: Normal power mode

Serial Port 2 clock enabled. Serial Port 2 is functional when the logical device is active (default).

TRI-STATE Control. When enabled and the device is inactive, the logical device output pins are in TRI-STATE.

One exception is the IRTX pin, which is driven to 0 when Serial Port 2 is inactive and is not affected by this bit.

0: Disabled (default)

1: Enabled

PC87393F Scheda tecnica(PDF) 54 Page - National Semiconductor (TI)

PC87393F Scheda tecnica(HTML) 54 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL