70T653MS12BCGI datasheet(16/24 Pages) IDT

16 / 24 page

IDT70T653M

High-Speed 2.5V 512K x 36 Asynchronous Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Timing Waveform of Write with BUSY

NOTES:

1. tWH must be met for BUSY input.

2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.

5679 drw 15

W"A"

BUSY"B"

tWB

W"B"

tWH

(1)

(2)

tWP

5679 drw 14a

tDW

ADDR"A"

tWC

DATAOUT "B"

MATCH

tWP

W"A"

DATAIN "A"

ADDR"B"

tDH

VALID

MATCH

W"B"

VALID

tDDD

(3)

tWDD

(4)

AC Electrical Characteristics Over the

Operating Temperature and Supply Voltage Range(1,2)

70T653MS10

Com'l Only

70T653MS12

Com'l

& Ind

70T653MS15

Com'l Only

Symbol

Parameter

Min.Max.Min.Max.Min.

Max.

Unit

INTERRUPT TIMING

tAS

Address Set-up Time

____

tWR

Write Recovery Time

____

tINS

Interrupt Set Time

____

tINR

Interrupt Reset Time

____

5679 tbl 16

NOTES:

1. Timing is the same for both ports.

2. These values are valid regardless of the power supply level selected for I/O and control signals (3.3V/2.5V). See page 6 for details.

Timing Waveform of Write with Port-to-Port Read(1,3)

NOTES:

1. CE0L = CE0R = VIL; CE1L = CE1R = VIH.

2. OE = VIL for the reading port.

3. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

4. R/WB = VIH.

70T653MS12BCGI Scheda tecnica(PDF) 16 Page - Integrated Device Technology

70T653MS12BCGI Scheda tecnica(HTML) 16 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Scheda tecnica Scarica

Link URL