PPC34C60 datasheet(52/58 Pages) SMSC

52 / 58 page

SMSC DS – PPC34C60

Page 52

Rev. 06/01/2001

ADVANCED INFORMATION

FIGURE 22 - PERIPHERAL BUS WRITE CYCLE TIMING

PARAMETER

MIN

TYP

MAX

UNITS

t1 nCS asserted to nWR asserted. This applies to any

and all of the general purpose output pins that have

been configured to operate as "special function" Chip

Select pins. This feature saves the designer from

having to implement costly address decoders.

[1 BCLK-10]

[1 BCLK]

[1BCLK+10]

t2 nIO16 setup required to the assertion of nWR.

t3 nIO16 hold time required from the assertion of nWR.

t4 nWR asserted pulse width.

158

[2 BCLK-10]

168

[2 BCLK]

178

[2BCLK+10]

t5 Write data valid from the assertion of nCS.

[1 BCLK-10]

[1 BCLK]

[1BCLK+10]

t6 Write data valid hold time from the deassertion of

nWR.

[1 BCLK-10]

[1 BCLK]

[1BCLK+10]

t7 nWR deasserted to nCS deasserted.

[1 BCLK-10]

[1 BCLK]

[1BCLK+10]

T8 nWR deasserted to the address incremented (this is

valid only if the AUTOINC bit is set).

[1 BCLK-10]

[1 BCLK]

[1BCLK+10]

valid

Data Valid

Address Valid

Address +1

AUTOINC bit set

nCAS

nRAS

nCS

nIO16

nRD

nWR

SD[0:15]

SA[0:7]

BUSCLK

PPC34C60 Scheda tecnica(PDF) 52 Page - SMSC Corporation

PPC34C60 Scheda tecnica(HTML) 52 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Scheda tecnica Scarica

Link URL