Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9957/PCBZ Scheda tecnica(PDF) 21 Page - Analog Devices

Il numero della parte AD9957/PCBZ
Spiegazioni elettronici  1 GSPS Quadrature Digital Upconverter
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9957/PCBZ Scheda tecnica(HTML) 21 Page - Analog Devices

Back Button AD9957/PCBZ Datasheet HTML 17Page - Analog Devices AD9957/PCBZ Datasheet HTML 18Page - Analog Devices AD9957/PCBZ Datasheet HTML 19Page - Analog Devices AD9957/PCBZ Datasheet HTML 20Page - Analog Devices AD9957/PCBZ Datasheet HTML 21Page - Analog Devices AD9957/PCBZ Datasheet HTML 22Page - Analog Devices AD9957/PCBZ Datasheet HTML 23Page - Analog Devices AD9957/PCBZ Datasheet HTML 24Page - Analog Devices AD9957/PCBZ Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 62 page
background image
AD9957
Data Sheet
Rev. E | Page 20 of 61
SINGLE TONE MODE
A block diagram of the AD9957 operating in single tone mode
is shown in Figure 29; grayed items are inactive. In this mode,
both I and Q data paths are disabled from the 18-bit parallel
data port up to, and including, the modulator. The internal
DDS core produces a single frequency signal based on the
programmed tuning word. The user may select either the
cosine or sine output of the DDS. The sinusoid at the DDS
output can be scaled using a 14-bit amplitude scale factor (ASF)
and optionally routed through the inverse sinc filter.
Single tone mode offers the output shift keying (OSK) function.
It provides the ability to ramp the amplitude scale factor between
zero and an arbitrary preset value over a programmable time
interval.
PDCLK
I/Q IN
DAC_RSET
IOUT
IOUT
TxENABLE
FTW
PW
DAC GAIN
θ
CLOCK
8
SYSCLK
PLL
÷2
REF_CLK
REF_CLK
REFCLK_OUT
XTAL_SEL
PARALLEL DATA
TIMING AND CONTROL
AD9957
ω
cos (ωt+θ)
sin (ωt+θ)
2
2
DDS
AUX
DAC
8-BIT
POWER
DOWN
CONTROL
RAM
SERIAL I/O
PORT
PROGRAMMING
REGISTERS
3
I Q
IS QS
10
I
Q
IS
QS
18
18
16
16
OSK
INTERNAL CLOCK TIMING AND CONTROL
DAC
14-BIT
OUTPUT
SCALE
FACTOR
Figure 29. Single Tone Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com