SAFC161RI datasheet(18/60 Pages) SIEMENS

18 / 60 page

Semiconductor Group

1998-05-01

C161RI

The C161RI also provides an excellent mechanism to identify and to process exceptions or error

conditions that arise during run-time, so-called ‘Hardware Traps’. Hardware traps cause immediate

non-maskable system reaction which is similar to a standard interrupt service (branching to a

dedicated vector table location). The occurence of a hardware trap is additionally signified by an

individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in

progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap

services can normally not be interrupted by standard or PEC interrupts.

The following table shows all of the possible exceptions or error conditions that can arise during run-

time:

Exception Condition

Trap

Flag

Trap

Vector

Location

Trap

Number

Trap

Priority

Reset Functions:

Hardware Reset

Software Reset

Watchdog Timer Overflow

RESET

00’0000H

00H

III

Class A Hardware Traps:

Non-Maskable Interrupt

Stack Overflow

Stack Underflow

NMI

STKOF

STKUF

NMITRAP

STOTRAP

STUTRAP

00’0008H

00’0010H

00’0018H

02H

04H

06H

Class B Hardware Traps:

Undefined Opcode

Protected Instruction

Fault

Illegal Word Operand

Access

Illegal Instruction Access

Illegal External Bus

Access

UNDOPC

PRTFLT

ILLOPA

ILLINA

ILLBUS

BTRAP

00’0028H

0AH

Reserved

[2CH – 3CH][0BH – 0FH]

Software Traps

TRAP Instruction

Any

[00’0000H –

00’01FCH]

in steps

of 4H

Any

[00H – 7FH]

Current

CPU

Priority

SAFC161RI Scheda tecnica(PDF) 18 Page - Siemens Semiconductor Group

SAFC161RI Scheda tecnica(HTML) 18 Page - Siemens Semiconductor Group

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Scheda tecnica Scarica

Link URL