Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SSM3515CCBZ-R7 Scheda tecnica(PDF) 6 Page - Analog Devices

Il numero della parte SSM3515CCBZ-R7
Spiegazioni elettronici  Audio Amplifier
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

SSM3515CCBZ-R7 Scheda tecnica(HTML) 6 Page - Analog Devices

Back Button SSM3515CCBZ-R7 Datasheet HTML 2Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 3Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 4Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 5Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 6Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 7Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 8Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 9Page - Analog Devices SSM3515CCBZ-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 41 page
background image
SSM3515
Data Sheet
Rev. A| Page 6 of 41
DIGITAL TIMING CHARACTERISTICS
All timing specifications are given for the default setting (I2S mode) of the serial input port.
Table 5. I2C Port Timing
Limit
Parameter
Min
Max
Unit
Description
I2C PORT
fSCL
400
kHz
SCL frequency
tSCLH
0.6
µs
SCL high
tSCLL
1.3
µs
SCL low
tSCS
0.6
µs
Setup time; relevant for repeated start condition
tSCH
0.6
µs
Hold time; after this period, the first clock is generated
tDS
100
ns
Data setup time
tSCR
300
ns
SCL rise time
tSCF
300
ns
SCL fall time
tR
300
ns
SDA rise time, not shown in Figure 2
tF
300
ns
SDA fall time, not shown in Figure 2
tBFT
0.6
µs
Bus-free time (time between stop and start)
tHOLD
140
ns
SCL falling to SDA rising
0
ns
SCL falling to SDA falling
Table 6. Digital Input Timing
Limit
Parameter
TMIN
TMAX
Unit
Description
SERIAL PORT
tBIL
15
ns
BCLK low pulse width
tBIH
15
ns
BCLK high pulse width
tSIS
6
ns
SDATA setup, time to BCLK rising
tSIH
6
ns
SDATA hold, time from BCLK rising
tLIS
10
ns
FSYNC setup time to BCLK rising
tLIH
5
ns
FSYNC hold time to BCLK rising
tBP
40
ns
Minimum BCLK period
Digital Timing Diagrams
tSCH
tSCS
tBFT
tSCF
tDS
tSCLL
tHOLD
tSCR
tSCLH
tSCH
STOP
CONDITION
START
CONDITION
SDA
SCL
Figure 2. I2C Port Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com