Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SM320VC33 Scheda tecnica(PDF) 28 Page - Texas Instruments

Il numero della parte SM320VC33
Spiegazioni elettronici  DIGITAL SIGNAL PROCESSOR
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo TI - Texas Instruments

SM320VC33 Scheda tecnica(HTML) 28 Page - Texas Instruments

Back Button SM320VC33 Datasheet HTML 24Page - Texas Instruments SM320VC33 Datasheet HTML 25Page - Texas Instruments SM320VC33 Datasheet HTML 26Page - Texas Instruments SM320VC33 Datasheet HTML 27Page - Texas Instruments SM320VC33 Datasheet HTML 28Page - Texas Instruments SM320VC33 Datasheet HTML 29Page - Texas Instruments SM320VC33 Datasheet HTML 30Page - Texas Instruments SM320VC33 Datasheet HTML 31Page - Texas Instruments SM320VC33 Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 54 page
background image
SM320VC33, SMJ320VC33
DIGITAL SIGNAL PROCESSOR
SGUS034E - FEBRUARY 2001 - REVISED OCTOBER 2002
28
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251-1443
clock circuit timing (continued)
The following tables define the timing requirements and switching characteristics for EXTCLK.
timing requirements for EXTCLK, all modes (see Figure 16 and Figure 17)
MIN
MAX
UNIT
t
Rise time EXTCLK
F = Fmax, x0.5 and x1 modes
1*
ns
tr(EXTCLK)
Rise time, EXTCLK
F < Fmax
4*
ns
t
Fall time EXTCLK
F = Fmax, x0.5 and x1 modes
1*
ns
tf(EXTCLK)
Fall time, EXTCLK
F < Fmax
4*
ns
x5 mode
21*
tw(EXTCLKL)
Pulse duration, EXTCLK low
x1 mode
6*
ns
tw(EXTCLKL)
Pulse duration, EXTCLK low
x0.5 mode
4*
ns
x5 mode
21*
tw(EXTCLKH)
Pulse duration, EXTCLK high
x1 mode
5*
ns
tw(EXTCLKH)
Pulse duration, EXTCLK high
x0.5 mode
4*
ns
x5 PLL mode
40*
60*
tdc(EXTCLK)
Duty cycle, EXTCLK [tw(EXTCLKH) / tc(H)]
x1 and x0.5 modes, F = max
45
55
%
tdc(EXTCLK)
Duty cycle, EXTCLK [tw(EXTCLKH) / tc(H)]
x1 and x0.5 modes, F = 0 Hz
0*
100*
%
x5 mode
66.7*
200*
tc(EXTCLK)
Cycle time, EXTCLK
x1 mode
13.3
ns
tc(EXTCLK)
Cycle time, EXTCLK
x0.5 mode
10*
ns
x5 mode
5*
15*
Fext
Frequency range, 1/tc(EXTCLK)
x1 mode
0
75
MHz
Fext
Frequency range, 1/tc(EXTCLK)
x0.5 mode
0*
100*
MHz
* Not production tested
switching characteristics for EXTCLK over recommended operating conditions, all modes
(see Figure 16 and Figure 17)
PARAMETER
MIN
TYP
MAX
UNIT
Vmid
Mid-level, used to measure duty cycle
0.5 x DVDD
V
t
Delay time, EXTCLK to H1 and
x1 mode
2*
4.5
7*
ns
td(EXTCLK-H)
Delay time, EXTCLK to H1 and
H3
x0.5 mode
2*
4.5
7*
ns
tr(H)
Rise time, H1 and H3
3*
ns
tf(H)
Fall time, H1 and H3
3*
ns
td(HL-HH)
Delay time, from H1 low to H3 high or from H3 low to H1 high
-1.5*
2*
ns
x5 PLL mode
1/(5 x fext)
tc(H)
Cycle time, H1 and H3
x1 mode
1/fext
ns
tc(H)
Cycle time, H1 and H3
x0.5 mode
2/fext
ns
* Not production tested



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com