Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

XRT75VL00D Scheda tecnica(PDF) 46 Page - Exar Corporation

Il numero della parte XRT75VL00D
Spiegazioni elettronici  E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  EXAR [Exar Corporation]
Homepage  http://www.exar.com
Logo EXAR - Exar Corporation

XRT75VL00D Scheda tecnica(HTML) 46 Page - Exar Corporation

Back Button XRT75VL00D Datasheet HTML 42Page - Exar Corporation XRT75VL00D Datasheet HTML 43Page - Exar Corporation XRT75VL00D Datasheet HTML 44Page - Exar Corporation XRT75VL00D Datasheet HTML 45Page - Exar Corporation XRT75VL00D Datasheet HTML 46Page - Exar Corporation XRT75VL00D Datasheet HTML 47Page - Exar Corporation XRT75VL00D Datasheet HTML 48Page - Exar Corporation XRT75VL00D Datasheet HTML 49Page - Exar Corporation XRT75VL00D Datasheet HTML 50Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 92 page
background image
XRT75VL00D
E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
REV. 1.0.3
41
TABLE 17: REGISTER MAP DESCRIPTION - GLOBAL
0x07
R/W
D0
JA0
This bit along with JA1 bit configures the Jitter Attenu-
ator as shown in the table below.
0
D1
JATx/Rx
Writing a “1” to this bit selects the Jitter Attenuator in
the Transmit Path. A “0” selects in the Receive Path.
0
D2
JA1
This bit along with the JA0 configures the Jitter Atten-
uator as shown in the table.
0
D3
PNTRST
Setting this bit to “1” resets the Read and Write point-
ers of the jitter attenuator FIFO.
0
D4
DFLCK
Set this bit to "1" to disable the SONET APS Recov-
ery Time of the PLL. When this bit is "0", the APS
Recovery Time is enabled. This helps to reduce the
time for the PLL to lock to the incoming frequency
when the Jitter Attenuator switches to narrow band.
This is required for SONET to DS-3 Mapping/Demap-
ping De-Synchronization applications.
0
0x08
Reserved
ADDRESS
(HEX)
TYPE
BIT
LOCATION
SYMBOL
DESCRIPTION
DEFAULT
VALUE(BIN)
0x20
R/W
D0
INTEN
Bit 0 = INTEN Writing a “1” to this bit enables the
interrupts.
0
0x21
Read
Only
D0
INTST
Bit 0 = INTST bit is set to “1” if an interrupt service is
required. The source level interrupt status register is
read to determine the cause of interrupt.
0
0x22 -
0x2F
Reserved
0x30
Reset
Upon
Read
D[7:0]
PRBSmsb
PRBS error counter MSB [15:8]
TABLE 16: REGISTER MAP DESCRIPTION
ADDRESS
(HEX)
TYPE
BIT LOCATION
SYMBOL
DESCRIPTION
DEFAULT
VALUE(BIN)
JA0
0
0
Mode
16 bit FIFO
32 bit FIFO
JA1
0
1
1
1
128 bit FIFO
0
1
Disable Jitter
Attenuator



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com