CS4210 datasheet(33/102 Pages) NSC

33 / 102 page

Revision 1.0

www.national.com

4.0

The registers of the CS4210 can broadly be divided into

two categories:

OHCI Configuration Registers

National (Vendor) Specific Configuration Registers

Both are memory mapped offsets accessed via Base

Address Registers (BARs) specified in the PCI Configura-

tion Space Header.

The remaining sub-sections of this chapter are as follows:

• A brief discussion on how to access the registers

located in the PCI Configuration Space

• Register Summary

• Detailed bit formats of all registers

4.1

PCI CONFIGURATION SPACE ACCESS

A PCI configuration read or write cycle is accomplished by

writing the bus, function, device, and register number into

the 32-bit index register at 0CF8h, then performing a corre-

sponding PCI configuration read or write of the 32-bit data

0CF8h (PCI_INDEX) is shown in Table 4-1.

The CS4210 provides a configuration space, whose first

40h bytes adhere to the format outlined in Revision 2.1 of

the document entitled, “PCI Local Bus Specification”. This

is a Type 0 header. This configuration space header con-

tains two 32-bit BARs that specify memory space usage.

The first BAR contains the memory address of the OHCI

defined registers. The second BAR contains the memory

address of the National Semiconductor defined registers.

Table 4-1. PCI Index Register (0CF8h)

Configuration

Space Mapping

RSVD

Bus

Number

Device

Number

Function

Number

1 (Enable)

000 000

0000 0000

xxxx x

xxx

xxxx xx

00 (Always)

CS4210 Scheda tecnica(PDF) 33 Page - National Semiconductor (TI)

CS4210 Scheda tecnica(HTML) 33 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL