ST25DV64KC datasheet(147/203 Pages) STMICROELECTRONICS

147 / 203 page

Table 252. I2C AC characteristics up to 125 °C

Test conditions specified in Table 246. I2C operating conditions

Symbol

Alt.

Parameter

Min.

Max.

Unit

fSCL

Clock frequency

0.05

1000

kHz

tCHCL

tHIGH

Clock pulse width high

0.26

25000 (1)

µs

tCLCH

tLOW

Clock pulse width low

0.5

25000 (2)

µs

tSTART_OUT

I²C timeout on Start condition(3)

tXH1XH2

Input signal rise time(3)

-(4)

tXL1XL2

Input signal fall time(3)

- (4)

tDL1DL2

SDA (out) fall time(3)

120

tDXCX

tSU:DAT

Data in set up time(3)

tCLDX

tHD:DAT

Data in hold time

tCLQX

tDH

Data out hold time(5)

100

tCLQV

tAA

Clock low to next data valid (access time)(6)

450

tCHDX

tSU:STA

Start condition set up time(7)

250

tDLCL

tHD:STA

Start condition hold time

0.25

35000 (8)

µs

tCHDH

tSU:STO

Stop condition set up time

250

tDHDL

tBUF

Time between Stop condition and next Start

condition

1400

I²C write time (9)

5.5

tbootDC

RF OFF and LPD = 0(3)

tboot_LPD

RF OFF(3)

0.6

1. tCHCL timeout.

2. tCLCH timeout.

3. Evaluated by Characterization – Not tested in production.

4. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the

I2C specification that the input signal rise and fall times be less than 120 ns when fC < 1 MHz.

5. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or

rising edge of SDA.

6. tCLQV is the time (from the falling edge of SCL) required by the SDA bus line to reach 0.8VCC in a

compatible way with the I2C specification (which specifies tSU:DAT (min) = 100 ns), assuming that the Rbus ×

Cbus time constant is less than 150 ns (as specified in the Figure 82. I2C Fast mode (fC = 1 MHz): maximum

Rbus value versus bus parasitic capacitance (Cbus) ).

7. For a restart condition, or following a write cycle.

8. tDLCL timeout.

9. I2 write time for 1 Byte, up to 16 Bytes in EEPROM (user memory) provided they are all located in the same

memory row, that is the most significant memory address bits (b16-b4) are the same.

ST25DV04KC ST25DV16KC ST25DV64KC

I2C DC and AC parameters

DS13519 - Rev 3

page 147/203

ST25DV64KC Scheda tecnica(PDF) 147 Page - STMicroelectronics

ST25DV64KC Scheda tecnica(HTML) 147 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL