MIMXRT406LCFP4A datasheet(52/72 Pages) NXP

52 / 72 page

i.MX RT1015 Crossover Processors Data Sheet for Consumer Products, Rev. 3.1, 03/2022

NXP Semiconductors

Electrical characteristics

Figure 30. Minimum Sample Time Vs Ras (Cas = 10 pF)

4.8

Communication interfaces

The following sections provide the information about communication interfaces.

4.8.1

LPSPI timing parameters

The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with master and

slave operations. Many of the transfer attributes are programmable. The following tables provide timing

characteristics for classic LPSPI timing modes.

All timing is shown with respect to 20% VDD and 80% VDD thresholds, unless noted, as well as input

signal transitions of 3 ns and a 30 pF maximum load on all LPSPI pins.

Table 45. LPSPI Master mode timing

Number

Symbol

Description

Min.

Max.

Units

Note

fSCK

Frequency of operation

—

fperiph / 2

1 Absolute maximum frequency of operation (fop) is 30 MHz. The clock driver in the LPSPI module for fperiph must be

guaranteed this limit is not exceeded.

tSCK

SCK period

2 x tperiph

—

2 tperiph = 1 / fperiph

tLead

Enable lead time

—

tperiph

—

tLag

Enable lag time

—

tperiph

—

tWSCK

Clock (SCK) high or low time

tSCK / 2 - 3

—

tSU

Data setup time (inputs)

—

tHI

Data hold time (inputs)

—

Data valid (after SCK edge)

—

tHO

Data hold time (outputs)

—

MIMXRT406LCFP4A Scheda tecnica(PDF) 52 Page - NXP Semiconductors

MIMXRT406LCFP4A Scheda tecnica(HTML) 52 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Scheda tecnica Scarica

Link URL