FT812Q-R datasheet(51/63 Pages) BRIDGETEK

51 / 63 page

FT81X Embedded Video Engine Datasheet

Version 1.4

Document No.: BRT_000002 Clearance No.: BRT#004

Parameter

Description

VCCIO=1.8V

VCCIO=2.5V

VCCIO=3.3V

Units

Min

Max

Min

Max

Min

Max

Tsclk

SPI clock period

(SINGLE/DUAL

mode)

33.3

Tsclk

SPI clock period

(QUAD mode)

Tsclkl

SPI clock low

duration

Tsclkh

SPI clock high

duration

Tsac

SPI access time

3.5

Tisu

Input Setup

3.5

Tih

Input Hold

Tzo

Output enable delay

Toz

Output disable delay

Tod

Output data delay

Tcsnh

CSN hold time

Table 6-9 SPI Interface Timing Specification

6.4.3

RGB Interface Timing

Parameter

Description

Value

Units

Min

Typ

Max

Tpclk

Pixel Clock period

15.7

Tpclkdc

Pixel Clock duty cycle

Output delay relative to PCLK rising

edge (REG_PCLK_POL=0) or falling

edge (REG_PCLK_POL=1). Applied for

all the RGB output pins.

Output hold time relative to PCLK

rising edge (REG_PCLK_POL=0) or

falling edge (REG_PCLK_POL=1).

Applied for all the RGB output pins.

0.5

Table 6-10 RGB interface timing characteristics

FT812Q-R Scheda tecnica(PDF) 51 Page - Bridgetek Pte Ltd.

FT812Q-R Scheda tecnica(HTML) 51 Page - Bridgetek Pte Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Scheda tecnica Scarica

Link URL