Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AT87C5103-ICSIL Scheda tecnica(PDF) 24 Page - ATMEL Corporation

Il numero della parte AT87C5103-ICSIL
Spiegazioni elettronici  Low-pin Count 8-bit Microcontroller
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  ATMEL [ATMEL Corporation]
Homepage  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT87C5103-ICSIL Scheda tecnica(HTML) 24 Page - ATMEL Corporation

Back Button AT87C5103-ICSIL Datasheet HTML 20Page - ATMEL Corporation AT87C5103-ICSIL Datasheet HTML 21Page - ATMEL Corporation AT87C5103-ICSIL Datasheet HTML 22Page - ATMEL Corporation AT87C5103-ICSIL Datasheet HTML 23Page - ATMEL Corporation AT87C5103-ICSIL Datasheet HTML 24Page - ATMEL Corporation AT87C5103-ICSIL Datasheet HTML 25Page - ATMEL Corporation AT87C5103-ICSIL Datasheet HTML 26Page - ATMEL Corporation AT87C5103-ICSIL Datasheet HTML 27Page - ATMEL Corporation AT87C5103-ICSIL Datasheet HTML 28Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 64 page
background image
24
AT8xC5103
4134C–8051–09/04
Figure 14. SPI Interrupt Requests Generation
Registers
There are three registers in the module that provide control, status and data storage
functions. These registers are describes in the following paragraphs.
Serial Peripheral Control
Register (SPCON)
The Serial Peripheral Control Register does the following:
•
Selects one of the Master clock rates
•
Configure the SPI module as Master or Slave
•
Selects serial clock polarity and phase
•
Enables the SPI module
•
Frees the SS pin for a general purpose
Table 11 describes this register and explains the use of each bit.
SSDIS
MODF
CPU Interrupt Request
SPI Receiver/Error
CPU Interrupt Request
SPI Transmitter
SPI
CPU Interrupt Request
SPIF
Table 11. SPCON Register: Serial Peripheral Control Register - SPCON (S:C3h)
76
543210
SPR2
SPEN
SSDIS
MSTR
CPOL
CPHA
SPR1
SPR0
Bit
Number
Bit Mnemonic
R/W Mode Description
7
SPR2
R/W
Serial Peripheral Rate 2
Bit with SPR1 and SPR0 define the clock rate
6SPEN
R/W
Serial Peripheral Enable
Clear to disable the SPI interface (internal reset of the SPI)
Set to enable the SPI interface
5
SSDIS
R/W
SS Disable
Clear to enable SS in both Master and Slave Modes
Set to disable SS in both Master and Slave Modes. In Slave Mode, this bit has no effect if CPHA = "0"
4MSTR
R/W
Serial Peripheral Master
Clear to configure the SPI as a Slave
Set to configure the SPI as a Master
3CPOL
R/W
Clock Polarity
Clear to have the SCK set to ‘0’ in idle state
Set to have the SCK set to ’1’ in idle low
2CPHA
R/W
Clock Phase
Clear to have the data sampled when the SPSCK leaves the idle state (see CPOL)
Set to have the data sampled when the SPSCK returns to idle state (see CPOL)
1
SPR1
R/W
Serial Peripheral Rate (SPR2:SPR1:SPR0)
000: N.A.
001: FCLK PERIPH /4
010: FCLK PERIPH /8
011: FCLK PERIPH /16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com