DSP56362P datasheet(30/152 Pages) FREESCALE

30 / 152 page

Internal Clocks

DSP56362 Technical Data, Rev. 4

3-4

Freescale Semiconductor

3.6

Internal Clocks

Table 3-4 Internal Clocks, CLKOUT

Characteristics

Symbol

Expression1

, 2

1 DF = Division Factor

Ef = External frequency

ETC = External clock cycle

MF = Multiplication Factor

PDF = Predivision Factor

TC = internal clock cycle

2 See the PLL and Clock Generation section in the DSP56300 Family Manual for a detailed discussion of the PLL.

Min

Typ

Max

Internal operation frequency and CLKOUT

with PLL enabled

f—

(Ef

× MF)/(PDF × DF)

—

Internal operation frequency and CLKOUT

with PLL disabled

f—

Ef/2

—

Internal clock and CLKOUT high period

• With PLL disabled

•

With PLL enabled and MF

≤ 4

• With PLL enabled and MF > 4

—

0.49

× ET

C × PDF ×

DF/MF

0.47

× ET

C × PDF ×

DF/MF

ETC

—

0.51

× ET

C × PDF ×

DF/MF

0.53

× ET

C × PDF ×

DF/MF

Internal clock and CLKOUT low period

• With PLL disabled

•

With PLL enabled and MF

≤ 4

• With PLL enabled and MF > 4

—

0.49

× ET

C × PDF ×

DF/MF

0.47

× ET

C × PDF ×

DF/MF

ETC

—

0.51

× ET

C × PDF ×

DF/MF

0.53

× ET

C × PDF ×

DF/MF

Internal clock and CLKOUT cycle time with

PLL enabled

—ETC × PDF × DF/MF

—

Internal clock and CLKOUT cycle time with

PLL disabled

—2

× ET

—

Instruction cycle time

ICYC

—TC

—

DSP56362P Scheda tecnica(PDF) 30 Page - Freescale Semiconductor, Inc

DSP56362P Scheda tecnica(HTML) 30 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL