DSP56362P datasheet(45/152 Pages) FREESCALE

45 / 152 page

External Memory Expansion Port (Port A)

DSP56362 Technical Data, Rev. 4

Freescale Semiconductor

3-19

Figure 3-13 DRAM Page Mode Wait States Selection Guide

Table 3-9

DRAM Page Mode Timings, One Wait State (Low-Power Applications)1, 2, 3

No.

Characteristics

Symbol

Expression

20 MHz4

30 MHz

Unit

Min

Max

Min

Max

131 Page mode cycle time for two consecutive

accesses of the same direction

Page mode cycle time for mixed (read and write)

accesses.

tPC

× T

1.25 x Tc

100.0

62.5

—

66.7

41.7

—

132 CAS assertion to data valid (read)

tCAC

TC − 7.5

—

42.5

—

25.8

133 Column address valid to data valid (read)

tAA

1.5

× T

C − 7.5

—

67.5

—

42.5

134 CAS deassertion to data not valid (read hold

time)

tOFF

0.0

—

0.0

—

135 Last CAS assertion to RAS deassertion

tRSH

0.75

× T

C − 4.0

33.5

—

21.0

—

136 Previous CAS deassertion to RAS deassertion

tRHCP

× T

C − 4.0

96.0

—

62.7

—

Chip Frequency

(MHz)

DRAM Type

(tRAC ns)

100

1 Wait States

2 Wait States

3 Wait States

4 Wait States

Note: This figure should be used for primary selection. For

exact and detailed timings see the following tables.

AA0472

120

DSP56362P Scheda tecnica(PDF) 45 Page - Freescale Semiconductor, Inc

DSP56362P Scheda tecnica(HTML) 45 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL