Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

IA186EM-PQF100I-R Scheda tecnica(PDF) 49 Page - InnovASIC, Inc

Il numero della parte IA186EM-PQF100I-R
Spiegazioni elettronici  8/16-Bit Microcontrollers
PDF  133 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INNOVASIC [InnovASIC, Inc]
Homepage  http://www.innovasic.com
Logo INNOVASIC - InnovASIC, Inc

IA186EM-PQF100I-R Scheda tecnica(HTML) 49 Page - InnovASIC, Inc

Back Button IA186EM-PQF100I-R Datasheet HTML 45Page - InnovASIC, Inc IA186EM-PQF100I-R Datasheet HTML 46Page - InnovASIC, Inc IA186EM-PQF100I-R Datasheet HTML 47Page - InnovASIC, Inc IA186EM-PQF100I-R Datasheet HTML 48Page - InnovASIC, Inc IA186EM-PQF100I-R Datasheet HTML 49Page - InnovASIC, Inc IA186EM-PQF100I-R Datasheet HTML 50Page - InnovASIC, Inc IA186EM-PQF100I-R Datasheet HTML 51Page - InnovASIC, Inc IA186EM-PQF100I-R Datasheet HTML 52Page - InnovASIC, Inc IA186EM-PQF100I-R Datasheet HTML 53Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 133 page
background image
IA186EM/IA188EM
Data Sheet
8/16-BIT Microcontrollers
As of Production Version -03
3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel 505.883.5263 • Fax 505.883.5477 • www.Innovasic.com
Clock and Power Management
A phase-lock-loop (PLL) and a second programmable system clock output (CLKOUTB) are included in
the clock and power management unit. The internal clock is the same frequency as the crystal but with a
duty cycle of 45% - 55 %, as a worse case, generated by the PLL obviating the need for an x2 external
clock. A power-on reset (POR) resets the PLL.
Figure 2. Crystal Configuration
System Clocks
If required, the internal oscillator can be driven by an external clock source that should be connected to
X1, leaving X2 unconnected.
The clock outputs clkouta and clkoutb may be enabled or disabled individually (Power-Save Control
register (PDCON) bits (11 – 8)). These clock control bits allow one clock output to run at PLL frequency
and the other to run at the power-save frequency.
Figure 3. Organization of Clock
Crystal
C1
C2
X2
X1
Am186/188EM
Recommended range of
values for C1 and C2 are:
C1 = 15pF +/- 20%
C2 = 22pF +/- 20%
PLL
Power-Save
Divisor
(/2 to /128)
Mux
Mux
Processor Internal Clock
Time
Delay
6 +/- 2.5nS
Drive enable
Drive enable
X1,
X2
clkouta
clkoutb



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com