ADIN1100CCPZ-R7 datasheet(54/80 Pages) AD

54 / 80 page

Data Sheet

ADIN1100

analog.com

Rev. B | 54 of 80

Autonegotiation MMD Devices in Package 1 Register

Device Address: 0x07; Register Address: 0x0005, Reset: 0x008B, Name: AN_DEVS_IN_PKG1

Clause 22 registers and PMA/PMD, PCS, and autonegotiation MMDs are present.

Table 67. Bit Descriptions for AN_DEVS_IN_PKG1

Bits

Bit Name

Description

Reset

Access

[15:0]

AN_DEVS_IN_PKG1

Autonegotiation MMD Devices in Package 1. Clause 22 registers and PMA/PMD, PCS, and

autonegotiation MMDs are present.

0x8B

Autonegotiation MMD Devices in Package 2 Register

Device Address: 0x07; Register Address: 0x0006, Reset: 0xC000, Name: AN_DEVS_IN_PKG2

Vendor Specific Device 1 and Vendor Specific Device 2 MMDs are present.

Table 68. Bit Descriptions for AN_DEVS_IN_PKG2

Bits

Bit Name

Description

Reset

Access

[15:0]

AN_DEVS_IN_PKG2

Autonegotiation MMD Devices in Package 2. Vendor Specific Device 1 and Vendor Specific Device 2

MMDs are present.

0xC000

BASE-T1 Autonegotiation Control Register

Device Address: 0x07; Register Address: 0x0200, Reset: 0x1000, Name: AN_CONTROL

This address corresponds to the BASE-T1 autonegotiation control register specified in Clause 45.2.7.19 of Standard 802.3.

Table 69. Bit Descriptions for AN_CONTROL

Bits

Bit Name

Description

Reset

Access

[15:13]

RESERVED

Reserved.

0x0

R/W SC

AN_EN

Autonegotiation Enable. When this bit is set to 1, the autonegotiation is enabled. Autonegotiation is enabled by

default and it is strongly recommended to always keep it enabled.

0x1

R/W

[11:10]

RESERVED

Reserved.

0x0

AN_RESTART

Autonegotiation Restart. Setting this bit to 1 restarts the autonegotiation process. This bit is self clearing, and it

returns a value of 1 until the autonegotiation process is initiated.

0x0

R/W SC

[8:0]

RESERVED

Reserved.

0x0

BASE-T1 Autonegotiation Status Register

Device Address: 0x07; Register Address: 0x0201, Reset: 0x0008, Name: AN_STATUS

This address corresponds to the BASE-T1 autonegotiation status register specified in Clause 45.2.7.20 of Standard 802.3.

Table 70. Bit Descriptions for AN_STATUS

Bits

Bit Name

Description

Reset

Access

[15:7]

RESERVED

Reserved.

0x0

AN_PAGE_RX

Page Received. This bit is set to indicate that a new link codeword has been received and stored

in the AN_LP_ADV_ABILITY_x register or the AN_LP_NEXT_PAGE_x register. The contents of

AN_LP_ADV_ABILITY_x are valid when this bit is set the first time during autonegotiation. This bit

resets to 0 on a read of the AN_STATUS register.

0x0

R LH

AN_COMPLETE

Autonegotiation Complete. When this bit is read as 1, it means that the autonegotiation process

is complete, the PHY link is up, and that the contents of the AN_ADV_ABILITY_x and

0x0

ADIN1100CCPZ-R7 Scheda tecnica(PDF) 54 Page - Analog Devices

ADIN1100CCPZ-R7 Scheda tecnica(HTML) 54 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Scheda tecnica Scarica

Link URL