ADIN1100CCPZ-R7 datasheet(75/80 Pages) AD

75 / 80 page

Data Sheet

ADIN1100

analog.com

Rev. B | 75 of 80

Table 128. Bit Descriptions for FC_USZ_CNT

Bits

Bit Name

Description

Reset

Access

[15:0]

FC_USZ_CNT

Latched Copy of the Undersized Frame Error Counter.

0x0

Frame Checker Odd Nibble Frame Count Register

Device Address: 0x1F; Register Address: 0x8010, Reset: 0x0000, Name: FC_ODD_CNT

This register is a latched copy of the odd nibble frame register. This register is a count of received frames with an odd number of nibbles in the

frame. When the receive error counter (RX_ERR_CNT) is read, the odd nibble frame counter register is latched, which ensures that the odd

nibble frame count and the receive frame count are synchronized.

Table 129. Bit Descriptions for FC_ODD_CNT

Bits

Bit Name

Description

Reset

Access

[15:0]

FC_ODD_CNT

Latched Copy of the Odd Nibble Counter.

0x0

Frame Checker Odd Preamble Packet Count Register

Device Address: 0x1F; Register Address: 0x8011, Reset: 0x0000, Name: FC_ODD_PRE_CNT

This register is a latched copy of the odd preamble packet counter register. This register is a count of received packets with an odd number of

nibbles in the preamble. When the receive error counter (RX_ERR_CNT) is read, the odd preamble packet counter register is latched, which

ensures that the odd preamble packet count and the receive frame count are synchronized.

Table 130. Bit Descriptions for FC_ODD_PRE_CNT

Bits

Bit Name

Description

Reset

Access

[15:0]

FC_ODD_PRE_CNT

Latched Copy of the Odd Preamble Packet Counter.

0x0

Frame Checker False Carrier Count Register

Device Address: 0x1F; Register Address: 0x8013, Reset: 0x0000, Name: FC_FALSE_CARRIER_CNT

This register is a latched copy of the false carrier events counter register. This register is a count of the number of times the bad SSD state

is entered. When the receive error counter (RX_ERR_CNT) is read, the false carrier events counter register is latched, which ensures that the

false carrier events count and the receive frame count are synchronized.

Table 131. Bit Descriptions for FC_FALSE_CARRIER_CNT

Bits

Bit Name

Description

Reset

Access

[15:0]

FC_FALSE_CARRIER_CNT

Latched Copy of the False Carrier Events Counter.

0x0

Frame Generator Enable Register

Device Address: 0x1F; Register Address: 0x8020, Reset: 0x0000, Name: FG_EN

This register is used to enable the frame generator. When the frame generator is enabled, the source of data for the PHY comes from the frame

generator and not the MAC interface.

Table 132. Bit Descriptions for FG_EN

Bits

Bit Name

Description

Reset

Access

[15:1]

RESERVED

Reserved.

0x0

FG_EN

Frame Generator Enable.

0x0

R/W

ADIN1100CCPZ-R7 Scheda tecnica(PDF) 75 Page - Analog Devices

ADIN1100CCPZ-R7 Scheda tecnica(HTML) 75 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Scheda tecnica Scarica

Link URL